# Lecture 15: Sparse Matrix-Vector Multiplication (SpMV) Helen Xu hxu615@gatech.edu









╋

Georgia Tech College of Computing School of Computational Science and Engineering

### Announcements

- •HW4 deadline postponed to next Tu, March 5 @ 5pm
- Please sign up for project groups by next Monday, March 4, by 5pm
- Project proposal writeup / slides due Tu, March 12 (2 weeks) we may need to schedule some presentations outside of class time - we will release an initial schedule after groups are formed.
- HW5 out deadline postponed to Tu, Mar 26 (after the spring break)
- look directly at or copy other's code.

•As a reminder, please don't use AI tools (e.g., ChatGPT, etc.). Also, you are welcome to discuss with other students about the HW, but please don't



### **1990 Nobel Prize in Economics**



From UC Berkeley CS267

Our models strained the computer capabilities of the day [1950s]. I observed that **most of the coefficients in our matrices were zero**; i.e. , the nonzeros were "sparse" in the matrix

- Harry Markowitz



### What is a sparse matrix?

A matrix with **primarily zeros** (>> 90%).

Representing them using dense data structures wastes memory and computation.

Sparse matrices arise in many applications

- Simulating climate
- Analyzing images (photos, MRIs,...)
- Web page ranking for search
- Graphs, including Graph Neural Nets



https://sparse.tamu.edu/









#### **Block matrix** (2x2 dense blocks)





From UC Berkeley CS267

### **Examples of sparse matrices**



### Tridiagonal

### "Generalized diagonal"



**Symmetric** 

#### Irregular





### Sparse matrices are everywhere

### Internet connectivity Structural design Linear programming









From UC Berkeley CS267







### **Recommendation matrix**



#### Population

From UC Berkeley CS267

Image from Oliver Gindele, Data Scientist at Datatonic

#### **Products**

		park	Distance of the second	
3		?	5	
	4		4	
	5	3	4	
3				5
ł.				4
	2	4		5

#### Ratings



## Image Segmentation

Image segmentation – Identify the **object boundaries** in an image

object?



"Efficient, High-Quality Image Contour Detection" Catanzaro, Su, Sundaram, Lee, Murphy, Keutzer, International Conference on Computer Vision, September 2009 From UC Berkeley CS267

- Compute affinity matrix Is it likely that two pixels belong to the same

Figure 7. Selected image contours



### More applications

#### Graphs

- matrix)
- Transportation network analysis

#### Text analysis

singular value decomposition of a bag-of-words matrix

### Scientific and engineering

- Solving differential equations (climate modeling, etc.)
- Optimization problems

#### And many more...

From UC Berkeley CS267

Google's PageRank (originally an eigen-problem on the web adjacency)

Latent Semantic Indexing finds topics in a document corpus by doing a



### Sparse Matrix Formats

### Adjacency matrix representation

Any sparse matrix representation can be used for sparse graphs, and vice versa.





### Coordinate representation (COO)



From UC Berkeley CS267



(0, 0, 12)(0, 2, 26)(2, 1, 19)(3, 1, 14)(3, 3, 7)

row + column index + weight per nonzero (easy to build / modify)



### Adjacency lists



From UC Berkeley CS267



## **Compressed Sparse Row (CSR)**



### **Directed vs Undirected**

An undirected graph corresponds to a symmetric matrix - only need to store half





### Compressed Sparse Row (CSR) Storage



### CSR has:

- Size nnz = number of nonzeros
- Array of the nonzero values (val) of size nnz
- Array of the column indices (ind) for each value of size nnz
- Array of row start pointers (ptr) of size n = number of rows

From UC Berkeley CS267

of size nnz for each value of size nnz f size n = number of rows







### **Other Storage Formats**

### **Compressed Sparse Row (CSR) is the most common** and our focus today

Others include

- Compressed Sparse Column (CSC) Diagonal (DIAG): store main diagonal as 1D array; or diagonal bands as 2D
- (padded)
- Symmetric: store only  $\frac{1}{2}$  the array (indexing more complicated)
- **Blocked**: store each block contiguously - Register blocked: blocks are small and dense, avoid indexes within blocks
  - Cache blocked: blocks are large and themselves sparse

From UC Berkeley CS267



...and many other specialized formats!



### Serial SpMV



### Serial SpMV in CSR

#### **SpMV: Sparse Matrix-Vector Multiplication**



From UC Berkeley CS267

#### **Representation of A**



### Serial SpMV in CSR

### **SpMV: Sparse Matrix-Vector Multiplication**



From UC Berkeley CS267

#### **Representation of A**





Parallel SpMV



## SpMV in CSR: OpenMP Parallel



From UC Berkeley CS267

```
ads(thread_num)
```

```
tmp) schedule(static)
ptr[i+1]; j++) {
```



## SpMV in CSR: OpenMP Parallel



From UC Berkeley CS267





```
void avx2_csr_spmv( float *A, int32_t *nIdx, int32_t **indices, float *x, int32_t m, float *y) {
 int32 t A offset = 0;
 for(int32 t i = 0; i < m; i++) {</pre>
   int32 t nElem = nIdx[i]; float t = 0.0f;
   int32 t smLen = nElem - (nElem \& 7);
   for(int32_t j = 0; j < smLen; j+=8) {</pre>
    m256i vIdx = mm256 loadu si256(( m256i*)&(indices[i][j]));
     m256 vX = mm256_i32gather_ps((float const*)x,vIdx,4);
     m256 vA = mm256 loadu ps(&A[A_offset + j]);
     vT = _mm256_add_ps(vT, _mm256_mul_ps(vX,vA));
   t += sum8(vT);
   for(int32_t j = smLen; j < nElem; j++) {</pre>
     int32 t idx = indices[i][j];
     t += x[idx]*A[A_offset + j];
   }
   y[i] = t;
   A_offset += nElem;
```



```
void avx2 csr spmv( float *A, int32 t *nIdx, int32 t **indices, float *x, int32 t m, float *y) {|
 int32 t A offset = 0;
 for(int32 t i = 0; i < m; i++) {------</pre>
   int32 t nElem = nIdx[i]; float t = 0.0f;
   int32 t smLen = nElem - (nElem \& 7);
   for(int32_t j = 0; j < smLen; j+=8) {</pre>
    ___m256i vIdx = __mm256_loadu_si256((___m256i*)&(indices[i][j]));
    m256 vX = mm256_i32gather_ps((float const*)x,vIdx,4);
     m256 vA = mm256 loadu ps(&A[A_offset + j]);
     vT = _mm256_add_ps(vT, _mm256_mul_ps(vX,vA));
   t += sum8(vT);
   for(int32_t j = smLen; j < nElem; j++) {</pre>
     int32 t idx = indices[i][j];
     t += x[idx]*A[A_offset + j];
   y[i] = t;
   A_offset += nElem;
```

Iterate over rows



```
int32 t A offset = 0;
for(int32 t i = 0; i < m; i++) {------</pre>
 int32_t nElem = nIdx[i]; float t = 0.0f;
 int32 t smLen = nElem - (nElem \& 7);
 for(int32 t j = 0; j < smLen; j+=8) { ----</pre>
   ___m256i vIdx = __mm256_loadu_si256((__m256i*)&(indices[i][j]));
   m256 vX = mm256_i32gather_ps((float const*)x,vIdx,4);
   \_m256 vA = \_mm256\_loadu\_ps(&A[A\_offset + j]);
   vT = _mm256_add_ps(vT, _mm256_mul_ps(vX,vA));
 t += sum8(vT);
 for(int32_t j = smLen; j < nElem; j++) {</pre>
   int32 t idx = indices[i][j];
   t += x[idx]*A[A_offset + j];
 y|i| = t;
 A_offset += nElem;
```

|void avx2\_csr\_spmv( float \*A, int32\_t \*nIdx, int32\_t \*\*indices, float \*x, int32\_t m, float \*y) {|

Iterate over rows

#### For each 8 nonzeroes



```
int32 t A offset = 0;
for(int32 t i = 0; i < m; i++) {------</pre>
 int32 t nElem = nIdx[i]; float t = 0.0f;
 int32 t smLen = nElem - (nElem \& 7);
 for(int32 t j = 0; j < smLen; j+=8) { ----</pre>
   ___m256i vIdx = __mm256_loadu_si256((__m256i*)&(indices[i][j]));
   m256 vX = mm256_i32gather_ps((float const*)x,vIdx,4);~
   ___m256 vA = __mm256_loadu_ps(&A[A_offset + j]);
   vT = mm256 add ps(vT, mm256 mul ps(vX, vA));
 t += sum8(vT);
 for(int32_t j = smLen; j < nElem; j++) {</pre>
   int32_t idx = indices[i][j];
   t += x[idx]*A[A_offset + j];
 v[i] = t;
 A_offset += nElem;
```





```
int32 t A offset = 0;
for(int32_t i = 0; i < m; i++) {------</pre>
 int32_t nElem = nIdx[i]; float t = 0.0f;
 int32 t smLen = nElem - (nElem \& 7);
 for(int32 t j = 0; j < smLen; j+=8) { _____</pre>
   m256i vIdx = mm256 loadu si256(( m256i*)&(indices[i][j]));
   __m256 vX = _mm256_i32gather_ps((float const*)x,vIdx,4);~
   ___m256 vA = __mm256_loadu_ps(&A[A_offset + j]);
   vT = _mm256_add_ps(vT, _mm256_mul_ps(vX,vA));
 t += sum8(vT); _____
 for(int32_t j = smLen; j < nElem; j++) {</pre>
   int32 t idx = indices[i][j];
   t += x[idx]*A[A_offset + j];
 v[i] = t;
 A_offset += nElem;
```



```
int32 t A offset = 0;
for(int32_t i = 0; i < m; i++) {------</pre>
 int32_t nElem = nIdx[i]; float t = 0.0f;
 int32 t smLen = nElem - (nElem \& 7);
 for(int32 t j = 0; j < smLen; j+=8) { ------
   ___m256i vIdx = __mm256_loadu_si256((__m256i*)&(indices[i][j]));
   __m256 vX = _mm256_i32gather_ps((float const*)x,vIdx,4);
   ___m256 vA = __mm256_loadu_ps(&A[A_offset + j]);
   vT = mm256 add ps(vT, mm256 mul ps(vX, vA));
 t += sum8(vT); _____
 for(int32_t j = smLen; j < nElem; j++) {</pre>
   int32_t idx = indices[i][j];
   t += x[idx]*A[A_offset + j];
 v[i] = t;
 A_offset += nElem;
```



## SpMV with CSR in CUDA

```
// Parallel SpMV using CSR format
   float yi = 0;
   for (int j = ptr[i]; j < ptr[i+1]; j++) {</pre>
    yi += values[j] * x[col_ind[j]];
  y[i] = yi;
```







## SpMV with CSR in CUDA

```
// Parallel SpMV using CSR format
   float yi = 0;
   for (int j = ptr[i]; j < ptr[i+1]; j++) {</pre>
    yi += values[j] * x[col_ind[j]];
  y[i] = yi;
```







## SpMV with CSR in CUDA

From UC Berkeley CS267









### Segmented Suffix Scan

- 2
   3
   4
   5
   6

   1
   2
   1
   2
   1
  - 7 9

3	4	1	2	5	6	0	1	4
•								
2	2	2	1	2	2	1	3	1
0	0	1	0	1	0	1	0	0
0	-1	2	4	2	4	-1	2	-
2		2		2			2	
4	2	4	1	4	2	1	6	1





## Segmented Suffix Scan

- 2
   3
   4
   5
   6

   1
   2
   1
   2
   1
  - 7 9

	4	1	0	6	5	2	1	4	3
	1	3	1	2	2	1	2	2	2
	0	0	1	0	1	0	1	0	0
<b>y</b> = 6	1	6	1	2	4	1	4	2	4
	8	7	1	6	4	5	4	7	5





vals:

#### # diagonals



### **SpMV Diagonal Format in OpenMP**





#### columnoffset





vals:

#### # diagonals



### **SpMV Diagonal Format in OpenMP**






## Distributed Dense Matrix-Vector Product warmup on (Row Major)

- Compute y = y + A\*x, where A is a dense matrix
  Layout: 1D row blocked
- Algorithm:

```
foreach processor p
Broadcast x[p] chunk owned by p
for all local i
for all j
compute y[i] += A[i, j]*x[j] locally
```







• Compute  $y = y + A^*x$ , where A is a dense matrix Layout: 1D column blocked • Algorithm:

**Reduce across** all rows







## Distributed Dense Matrix-Vector Product (2D Blocked)

A 2D blocked layout uses a broadcast of x and reduction into y.

Both on a subset of processors

- sqrt(p) for square processor grid
- Can use other rectangular shapes
   p\_col = p

<b>p</b> _	_row	*	

У

	I				
		P(0)	P(1)	P(2)	P(3)
		P(4)	P(5)	P(6)	P(7)
		P(8)	P(9)	P(10)	P(11)
		P(12)	P(13)	P(14)	P(15)





Row parallelism (y & A partitioned)

- Replicate x across processors
- Or exchange only necessary elements
- Are nonzeroes clustered, e.g., near the diagonal?



У

From UC Berkeley CS267

ents Ir the diagonal?

	<b>X</b>
<b>A(0)</b>	<b>P0</b>
A(1)	<b>P1</b>
A(2)	<b>P2</b>
A(3)	<b>P3</b>



41

Column parallelism (x & A partitioned) Make temporary temp\_y = [0,...] on all processors; • Update that; and (sparse?) sum-reduce over processors

У





2D parallelism for large p and when nonzeros are uniform • Divide processors into p1 x p2 (e.g., square grid) Hybrid of Row and Column parallelism using teams NAS CG benchmark does this (random nonzero pattern)

Bad load balance for clustered nonzeros

y



https://www.nas.nasa.gov/software/npb.html



## Ideal Sparse Structure: P Diagonal Blocks

- "Ideal" matrix structure for parallelism: block diagonal
- If  $p_i$  holds  $x_i$  and  $y_i$  blocks, no vectors to communicate
- If non nonzeroes outside these blocks, no communication is needed!



Dream scenario: reorder rows/columns to get close to this - most nonzeroes in diagonal blocks, few outside. From UC Berkeley CS267





## High Performance Conjugate Gradients (HPCG) Benchmark

**Complement to LINPACK** (dense linear algebra), which is used for the TOP500.

Designed to exercise computational and data access patterns that more closely match a different and broader set of applications.

HPCG includes performance of the following basic operations: Conjugate gradient (27-point stencil)

- Sparse matrix-vector multiplication
- Global dot product
- Vector update
- and others



https://www.hpcg-benchmark.org/



#### November 2023 HPCG Results

#### New HPCG results were announced at SC23

Ran	Site	Computer	Cores	HPL Rmax (Pflop/s)	TOP500 Rank	HPCG (Pflop/s)	Fraction of Peak	
1	RIKEN Center for Computational Science Japan	<b>Supercomputer Fugaku</b> — A64FX 48C 2.2GHz, Tofu interconnect D	7,630,848	442.01	4	16.00	3.0%	
2	DOE/SC/Oak Ridge National Laboratory United States	Frontier — AMD Optimized 3rd Generation EPYC 64C 2GHz, Slingshot-11, AMD Instinct MI250X	8,699,904	1194.00	1	14.05	0.8%	
3	EuroHPC/CSC Finland	<b>LUMI</b> — AMD Optimized 3rd Generation EPYC 64C 2GHz, Slingshot-11, AMD Instinct MI250X	2,752,704	379.70	5	4.587	0.9%	
4	EuroHPC/CINECA Italy	Leonardo — Xeon Platinum 8358 32C 2.6GHz, Quad-rail NVIDIA HDR100 Infiniband, NVIDIA A100 SXM4 64 GB	1,824,768	238.70	6	3.114	1.0%	
5	DOE/SC/Oak Ridge National Laboratory United States	<b>Summit</b> — IBM POWER9 22C 3.07GHz, Dual-rail Mellanox EDR Infiniband, NVIDIA Volta GV100	2,414,592	148.60	7	2.926	1.5%	
6	DOE/SC/LBNL/NERSC United States	<b>Perlmutter</b> — AMD EPYC 7763 64C 2.45GHz, Slingshot-11, NVIDIA A100 SXM4 40 GB	888,832	79.23	12	1.905	1.7%	Not the sam
7	DOE/NNSA/LLNL <b>United States</b>	<b>Sierra</b> — IBM POWER9 22C 3.1GHz, Dual-rail Mellanox EDR Infiniband, NVIDIA Volta GV100	1,572,480	94.64	10	1.796	1.4%	order as
8	NVIDIA Corporation United States	Selene — AMD EPYC 7742 64C 2.25GHz, Mellanox HDR Infiniband, NVIDIA A100	555,520	63.46	13	1.623	2.0%	
9	Forschungszentrum Juelich (FZJ) <b>Germany</b>	JUWELS Booster Module — AMD EPYC 7402 24C 2.8GHz, Mellanox HDR InfiniBand/ParTec ParaStation ClusterSuite, NVIDIA A100	449,280	44.12	18	1.275	1.8%	
10	Cyberscience Center, Tohoku University Japan	AOBA-S — Vector Engine Type 30A 16C 1.6GHz, Infiniband NDR200	64,512	17.22	50	1.089	5.5%	





#### November 2023 HPCG Results

#### New HPCG results were announced at SC23

Rank	Site	Computer	Cores	HPL Rmax (Pflop/s)	TOP500 Rank	HPCG (Pflop/s)	Fraction of Peak			
1	RIKEN Center for Computational Science Japan	<b>Supercomputer Fugaku</b> – A64FX 48C 2.2GHz, Tofu interconnect D	7,630,848	442.01	4	16.00	3.0%			
2	DOE/SC/Oak Ridge National Laboratory <b>United States</b>	Frontier — AMD Optimized 3rd Generation EPYC 64C 2GHz, Slingshot-11, AMD Instinct MI250X	8,699,904	1194.00	1	14.05	0.8%			
3	EuroHPC/CSC Finland	<b>LUMI</b> — AMD Optimized 3rd Generation EPYC 64C 2GHz, Slingshot-11, AMD Instinct MI250X	2,752,704	379.70	5	4.587	0.9%			
4	EuroHPC/CINECA Italy	Leonardo — Xeon Platinum 8358 32C 2.6GHz, Quad-rail NVIDIA HDR100 Infiniband, NVIDIA A100 SXM4 64 GB	1,824,768	238.70	6	3.114	1.0%		Auch lo	DV
5	DOE/SC/Oak Ridge National Laboratory United States	<b>Summit</b> — IBM POWER9 22C 3.07GHz, Dual-rail Mellanox EDR Infiniband, NVIDIA Volta GV100	2,414,592	148.60	7	2.926	1.5%	C	PTIOP ompar	)/ S e(
6	DOE/SC/LBNL/NERSC United States	<b>Perlmutter</b> — AMD EPYC 7763 64C 2.45GHz, Slingshot-11, NVIDIA A100 SXM4 40 GB	888,832	79.23	12	1.905	1.7%		Linpa	lC
7	DOE/NNSA/LLNL United States	<b>Sierra</b> — IBM POWER9 22C 3.1GHz, Dual-rail Mellanox EDR Infiniband, NVIDIA Volta GV100	1,572,480	94.64	10	1.796	1.4%			
8	NVIDIA Corporation United States	Selene — AMD EPYC 7742 64C 2.25GHz, Mellanox HDR Infiniband, NVIDIA A100	555,520	63.46	13	1.623	2.0%			
9	Forschungszentrum Juelich (FZJ) <b>Germany</b>	JUWELS Booster Module — AMD EPYC 7402 24C 2.8GHz, Mellanox HDR InfiniBand/ParTec ParaStation ClusterSuite, NVIDIA A100	449,280	44.12	18	1.275	1.8%			
10	Cyberscience Center, Tohoku University <b>Japan</b>	AOBA-S — Vector Engine Type 30A 16C 1.6GHz, Infiniband NDR200	64,512	17.22	50	1.089	5.5%			

From UC Berkeley CS267

#### https://www.netlib.org/benchmark/hpl/







#### November 2023 HPCG Results

#### New HPCG results were announced at SC23

Rank	Site	Computer	Cores	HPL Rmax (Pflop/s)	TOP500 Rank	HPCG (Pflop/s)	Fractior of Peak
1	RIKEN Center for Computational Science Japan	<b>Supercomputer Fugaku</b> – A64FX 48C 2.2GHz, Tofu interconnect D	7,630,848	442.01	4	16.00	3.0%
2	DOE/SC/Oak Ridge National Laboratory <b>United States</b>	Frontier — AMD Optimized 3rd Generation EPYC 64C 2GHz, Slingshot-11, AMD Instinct MI250X	8,699,904	1194.00	1	14.05	0.8%
3	EuroHPC/CSC Finland	LUMI — AMD Optimized 3rd Generation EPYC 64C 2GHz, Slingshot-11, AMD Instinct MI250X	2,752,704	379.70	5	4.587	0.9%
4	EuroHPC/CINECA <b>Italy</b>	Leonardo — Xeon Platinum 8358 32C 2.6GHz, Quad-rail NVIDIA HDR100 Infiniband, NVIDIA A100 SXM4 64 GB	1,824,768	238.70	6	3.114	1.0%
5	DOE/SC/Oak Ridge National Laboratory United States	Summit — IBM POWER9 22C 3.07GHz, Dual-rail Mellanox EDR Infiniband, NVIDIA Volta GV100	2,414,592	148.60	7	2.926	1.5%
6	DOE/SC/LBNL/NERSC United States	<b>Perlmutter</b> — AMD EPYC 7763 64C 2.45GHz, Slingshot-11, NVIDIA A100 SXM4 40 GB	888,832	79.23	12	1.905	1.7%
7	DOE/NNSA/LLNL United States	<b>Sierra</b> — IBM POWER9 22C 3.1GHz, Dual-rail Mellanox EDR Infiniband, NVIDIA Volta GV100	1,572,480	94.64	10	1.796	1.4%
8	NVIDIA Corporation United States	Selene — AMD EPYC 7742 64C 2.25GHz, Mellanox HDR Infiniband, NVIDIA A100	555,520	63.46	13	1.623	2.0%
9	Forschungszentrum Juelich (FZJ) <b>Germany</b>	JUWELS Booster Module — AMD EPYC 7402 24C 2.8GHz, Mellanox HDR InfiniBand/ParTec ParaStation ClusterSuite, NVIDIA A100	449,280	44.12	18	1.275	1.8%
10	Cyberscience Center, Tohoku University Japan	AOBA-S — Vector Engine Type 30A 16C 1.6GHz, Infiniband NDR200	64,512	17.22	50	1.089	5.5%

From UC Berkeley CS267

Small fraction of peak





## Register/cache blocking and autotuning SpMV



## **Changing Matrix Format: Register Blocking**



"Fast sparse matrix-vector multiplication by exploiting variable block structure," Vuduc and Moon 2005. From UC Berkeley CS267



## Using block structure in SpMV

Non-zero Values The **bottleneck is the time to fetch** the matrix Column index 001 2235 3 0367 8 9 12 14 Row pointer 0 1 1 3 4 5 trom memory # of stored elements: 14 values Only 2 flops for each nz in matrix # of fetches for a SpMV: 59 fetches Fetching at ~1 int (col idx) + 1 float (value) for 2 Filling Ratio: 100 % flops Non-zero Values Column index Blocked Compressed Sparse Row (BCSR) 2 5 7 Row pointer 0 1 • Don't store each nonzero - instead, store # of stored elements: 28 values # of fetches for a SpMV: 30 fetches each nonzero r x c block with 1 column Filling Ratio: 50 % index • Time to fetch matrix from memory decreases 3 5 Non-zero Values Column index n Change both data structure and algorithm -0 1 3 Row pointer 3 1 2 5 # of stored elements: 48 values 23 fetches # of fetches for a SpMV: Filling Ratio: 29 %

#### need to pick r and c and change algorithm accordingly

https://www.researchgate.net/figure/Compressed-Row-Storage-CRS-and-Block-Compressed-Row-Storage-BCRS-examples-for-the\_fig1\_29617855 From UC Berkeley CS267











From UC Berkeley CS267















### But most matrices don't block so easily



#### Fluid dynamics problem - more complicated nonzero structure Total nnz = 1.1M

From UC Berkeley CS267

3 x 3 Register Blocking Example • • • • \*\*\* . . .... \*\* \*\* 10 15 25 30 35 40 45 50 20 30 50 10 40 Π 688 true non-zeros



## 3x3 blocks look natural, but...







## Extra work can improve efficiency



3 x 3 Register Blocking Example

- Add explicit zeroes: 1.5x "fill overhead"
- Unroll loops
- More work but faster 1.5x faster on PIII



## Libraries for sparse matrices

How to build optimized library when: Formats are not known? Libraries like PETSc and Trilinos will let the user provide format and SpMV

How to build optimized matrix kernel library (BLAS)? Nonzero structure is key to optimization

OSKI = Optimized Sparse Kernel Interface pOSKI for multicore





## Using the Fill to Formalize Blocking Scheme Quality [Im & Yelick, 01]

The fill of a N-dimensional tensor A is defined with respect to

- the number of nonzeros k(A)
- a blocking  $\mathbf{b} = (b_1, ..., b_N)$
- the number of nonempty blocks  $k_{\mathbf{h}}(A)$

$$f_{\mathbf{b}}(A) = \frac{b_1 b_2 \dots b_N k_{\mathbf{b}}(A)}{k(A)}$$





## Using the Fill to Formalize Blocking Scheme Quality [Im & Yelick, 01]

The fill of a N-dimensional tensor A is defined with respect to

- the number of nonzeros k(A)
- a blocking  $\mathbf{b} = (b_1, ..., b_N)$
- the number of nonempty blocks  $k_{\mathbf{h}}(A)$











— Nonempty blocks

Blocking b  

$$b_1 = 2$$
  
 $b_2 = 3$   
 $k_b = 14$   
 $k(\mathcal{A}) = 36$ 



## Performance Modeling Using the Fill

A **performance model** is a function that maps the fill under a blocking  $\mathbf{b}$  to expected performance in FLOP/s.



## **Block size selection** chooses the block size that maximizes performance based on a performance model.

"Optimizing the Performance of Sparse Matrix-Vector Multiplication," Im, 2000. "Automatic Performance Tuning of Sparse Matrix Kernels," Vuduc, 2003.



## **Example: SPARSITY Performance Model for** Blocked SpMV [Vuduc et al., 02]

The SPARSITY performance model uses a matrix **PERF(b)** of the performance of a machine M (in FLOP/s) on a dense matrix stored with blocking scheme b.



Vuduc et al. show that when the fill was known exactly, **near optimal** (within 5%) [V04]

> "Optimizing the Performance of Sparse Matrix-Vector Multiplication," Im, 2000. "Automatic Performance Tuning of Sparse Matrix Kernels," Vuduc, 2003.

## performance of the resulting blocking scheme was optimal or



## Register Profile: dense matrix in sparse format

							·			, í				1100
12	1.75	1.52	.99	1.33	1.51	1.64	1.79	1.83	1.89	1.75	1.85	1.72		1190 Mflop/ 1140
11	1.72	1.64	1.12	1.23	1.45	1.60	1.71	1.80	1.88	1.91	1.88	1.97	_	1090
10	1.73	1.47	1.14	1.23	1.38	1.54	1.69	1.67	1.86	1.89	1.88	1.93	_	990
				1120			1.00							940
9	1.54	1.74	1.24	1.00	1.27	1.42	1.55	1.61	1.71	1.73	1.75	1.90	_	890
o													_	840
€°	3.89	2.40	1.44	1.16	1.16	1.32	1.44	1.47	1.68	1.75	1.77	1.84		790
קנ ק	3.98	2.04	1.65	1.22	1.04	1.20	1.30	1.44	1.52	1.63	1.65	1.74		-740
5 6														-690
50	3.79	1.77	1.72	1.44	1.19	1.14	1.23	1.31	1.41	1.52	1.58	1.65		-640
<u>5</u> 5	3.20	1.74	1.99	1.52	1.34	1.19	.97	1.17	1.27	1.36	1.42	1.50		590
													_	-04U 400
4	3.32	4.07	1.74	2.37	1.52	1.38	1.19	1.14	.92	1.19	1.22	1.29		430
3	2.55	3 35	61	1 74	1 97	1 71	1.52	1.34	1 1 9	1.08	1.03	88		390
	2.00	0.00	.01	1.74	1.57	1.71	1.02	1.04	1.13	1.00	1.00	.00	_	340
2	1.89	2.54	2.76	2.73	1.62	1.70	1.85	2.40	1.70	1.54	1.27	1.17		290
1	1.00	1.25	1 20	1.44	1.42	1.47	1 / 9	1.40	1.24	1.42	1.41	1.42		240
	1.00	1.00	1.00	1.44	1.40	1.47	1.40	1.43	1.04	1.42	1.41	1.40		190 Mflo
	1	2	3	4	5	6 mn.bla	7 ek eize	8	9	10	11	12		
					colu		UN 5128	5 (6)						

#### SpMV BCSR Profile [ref=294.5 Mflop/s; 900 MHz Itanium 2, Intel C v7.0]

From UC Berkeley CS267



	12	1.37	1.43	1.12	1.40	1.12	1.12	1.12	1.18	1.17	1.28	1.31	1.26
	11	1.27	1.42	.89	1.25	1.04	1.15	1.30	1.27	1.47	1.45	1.53	1.50
	10	1.33	1.44	.86	.84	1.05	1.08	1.17	1.05	1.21	1.24	1.33	1.31
	9	1.31	1.21	.87	1.25	1.01	1.10	1.03	1.06	1.17	1.25	1.31	1.30
Ξ	8	1.23	1.27	.81	1.17	1.11	1.00	1.09	1.20	1.10	1.11	1.27	1.21
< size	7	1.36	1.33	1.11	1.02	1.07	1.04	1.11	1.03	1.17	1.15	1.30	1.28
v block	6	1.36	1.46	1.36	.97	.90	1.11	1.02	1.20	1.18	1.11	1.22	1.18
V0	5	1.24	1.39	1.39	1.53	1.00	1.25	1.13	.98	1.08	1.15	1.22	1.04
	4	1.15	1.27	1.46	1.56	1.45	.87	.93	.74	.95	1.01	1.05	.92
	3	1.22	1.39	1.42	1.42	1.36	1.39	1.39	.75	.79	.99	1.02	.96
	2	1.05	1.28	1.36	1.24	1.33	1.36	1.27	1.15	1.28	1.24	1.25	1.12
	1	1.00	1.05	1.18	1.15	1.31	1.33	1.33	1.22	1.28	1.33	1.25	1.37
		1	2	3	4	5 colu	6 mn blo	7 ck size	8 e (c)	9	10	11	12

#### Power3 - 17% SR Profile [ref=163.9 Mflop/s; 375 MHz Power3, IBM xlc v5]

#### Itanium 1 - 8%

p/s

52 Mflop/s	v	ve	r4	- 10	5%	e [I	ref=59	4.9 Mfl	op/s;	1.3 GH	z Pow	er4, IB	M xlc	v6]	820 Mflop/
- 252		12	1.28	1.23	1.28	1.06	1.26	1.24	1.29	1.16	1.24	1.17	1.30	1.33	799
-242		11	1.04	1.00	1.00			1.00	1.07	1.00	1.00	1.05	1.00	1.00	- 779
-232			1.34	1.29	1.26	1.14	1.12	1.26	1.27	1.28	1.20	1.25	1.20	1.28	<mark>759</mark>
- 222		10	1.33	1.29	1.21	1.29	1.16	1.14	1.27	1.38	1.27	1.25	1.29	1.29	739
-212		9	1.32	1.29	1.20	1.20	1.16	1.16	1.21	1.31	1.27	1.27	1.25	1.30	719
202	5	8	1.32	1.27	1.19	1.19	1.25	1.12	1.26	1.15	1.27	1.10	1.13	1.23	679
100	ize (	7	1 35	1 30	1 30	1.26	1 1 7	1 10	1 1 1	1.24	1.25	1.26	1 27	1.29	659
- 192	ock s	_	1.00	1.00	1.00	1.20	1.17	1.10	1.11	1.24	1.20	1.20	1.27	1.23	639
- 182	ld wo	0	1.32	1.26	1.34	1.09	1.16	1.19	1.18	1.10	1.20	1.18	1.25	1.28	619
-172	2	5	1.27	1.24	1.15	1.27	1.15	.91	.99	.94	.80	.81	1.06	1.03	579
- 162		4	1.29	1.26	.98	1.24	1.23	1.12	.77	.99	.95	.89	.81	.86	559
- 152		3	1.23	1.29	1.27	1.18	1.13	1.23	1.18	.99	.93	.82	.80	.90	539
- 142		2		1.10	1.05	1.00	1.17	1.00		07	1.17	1.17	1.15		519
- 132			1.13	1.10	1.25	1.20	1.17	1.00	.92	.07	1.17	1.17	1.15	.99	499
122		1	1.00	1.10	1.15	1.15	1.18	1.16	1.14	1.06	1.05	1.02	.88	.91	47.5
22 Mflop/s			'	2	5	4	colu	mn blo	ck size	e (c)	5	10		12	459 Mflop/
-	Tto			2	22	0/-									
47 Mflop/s	Ita	niu	um	2 -	33	%	:294.	5 Mflo	o/s; 90	10 MHz	: Itaniu	m 2, Ir	ntel C v	/7.0]	1.2 Gflop/s
47 Mflop/s - 247	Ita	niu	um 1.75	<b>2 -</b> 1.52	<b>33</b> .99	<b>%</b>	:294. 1.51	5 Mfloj 1.64	o/s; 90 1.79	1.83	z Itaniu 1.89	m 2, Ir 1.75	ntel C v	/7.0] 1.72	1.2 Gflop/s
47 Mflop/s - 247 - 237	Ita	niu 12 1 11 1	um 1.75 1.72	<b>2 -</b> 1.52 1.64	<b>33</b> .99 1.12	<b>%</b> 1.33 1.23	÷294. 1.51 1.45	5 Mfloj 1.64 1.60	o/s; 90 1.79 1.71	1.83	z Itaniu 1.89 1.88	m 2, Ir 1.75 1.91	ntel C v 1.85 1.88	/7.0] 1.72 1.97	<b>1.2 Gflop/s</b> 1190 1140 1090
47 Mflop/s 247 - 237 - 227	Ita	niu 12 1 11 1	1.75 1.72	<b>2 -</b> 1.52 1.64	<b>33</b> .99 1.12	<b>%</b> 1.33 1.23	·294. 1.51 1.45	5 Mfloj 1.64 1.60	o/s; 90 1.79 1.71	0 MHz 1.83 1.80	1.89 1.88	m 2, Ir 1.75 1.91	1.85	/7.0] 1.72 1.97	<b>1.2 Gflop/s</b> 1190 1140 1090 1040 990
47 Mflop/s 247 237 227 217	Ita	niu 12 1 11 1	1.75 1.72 1.73	<b>2 -</b> 1.52 1.64 1.47	<b>33</b> .99 1.12 1.14	<b>%</b> 1.33 1.23 1.23	·294. 1.51 1.45 1.38	5 Mflo 1.64 1.60 1.54	o/s; 90 1.79 1.71 1.69	0 MHz 1.83 1.80 1.67	1.89 1.88 1.86	m 2, Ir 1.75 1.91 1.89	ntel C 1 1.85 1.88 1.88	/7.0] 1.72 1.97 1.93	<b>1.2 Gflop/s</b> 1190 1140 1090 1040 990 940
<b>47 Mflop/s</b> 247 237 227 217 207	Ita	niu 12 1 11 1 10 1	1.75 1.72 1.73 1.54	<b>2 -</b> 1.52 1.64 1.47 1.74	33 .99 1.12 1.14 1.24	% <ul> <li>1.33</li> <li>1.23</li> <li>1.23</li> <li>1.00</li> </ul>	÷294. 1.51 1.45 1.38 1.27	5 Mfloj 1.64 1.60 1.54 1.42	o/s; 90 1.79 1.71 1.69 1.55	0 MHz 1.83 1.80 1.67 1.61	1.89 1.88 1.86 1.71	m 2, Ir 1.75 1.91 1.89 1.73	tel C v 1.85 1.88 1.88 1.75	/7.0] 1.72 1.97 1.93 1.90	<b>1.2 Gflop/s</b> 1190 1140 1090 1040 990 990 940 890 940
<ul> <li>47 Mflop/s</li> <li>247</li> <li>237</li> <li>227</li> <li>217</li> <li>207</li> <li>197</li> </ul>	ົ <b>Ita</b> ເ ົ	niu 12 1 11 1 9 1 8 <b>8</b>	1.75 1.72 1.73 1.54 3.89	<b>2 -</b> 1.52 1.64 1.47 1.74 2.40	33 .99 1.12 1.14 1.24 1.44	% <ul> <li>1.33</li> <li>1.23</li> <li>1.23</li> <li>1.00</li> <li>1.16</li> </ul>	294. 1.51 1.45 1.38 1.27 1.16	5 Mflor 1.64 1.60 1.54 1.42 1.32	o/s; 90 1.79 1.71 1.69 1.55 1.44	0 MHz 1.83 1.80 1.67 1.61 1.47	1.89 1.88 1.86 1.71 1.68	m 2, lr 1.75 1.91 1.89 1.73 1.75	tel C v 1.85 1.88 1.88 1.75 1.77	/7.0] 1.72 1.97 1.93 1.90 1.84	<b>1.2 Gflop/s</b> 1190 1140 1090 1040 990 940 940 890 840 - 990
47 Mflop/s 247 237 227 217 207 197 187	Ital	niu 12 1 11 1 9 1 8 3	1.75 1.72 1.73 1.54 3.89	<b>2 -</b> 1.52 1.64 1.47 1.74 2.40 2.04	33 .99 1.12 1.14 1.24 1.44	% <ul> <li>1.33</li> <li>1.23</li> <li>1.23</li> <li>1.00</li> <li>1.16</li> <li>1.22</li> </ul>	294. 1.51 1.45 1.38 1.27 1.16	5 Mflor 1.64 1.60 1.54 1.42 1.32	o/s; 90 1.79 1.71 1.69 1.55 1.44 1.30	0 MHz 1.83 1.80 1.67 1.61 1.47	<ul> <li>Itaniu</li> <li>1.89</li> <li>1.88</li> <li>1.86</li> <li>1.71</li> <li>1.68</li> <li>1.52</li> </ul>	m 2, lr 1.75 1.91 1.89 1.73 1.75	tel C v 1.85 1.88 1.88 1.75 1.77 1.65	<ul> <li>/7.0]</li> <li>1.72</li> <li>1.97</li> <li>1.93</li> <li>1.90</li> <li>1.84</li> <li>1.74</li> </ul>	<b>1.2 Gflop/s</b> 1190 1140 1090 1040 990 940 990 940 940 940 940 940 940
47 Mflop/s 247 237 227 217 207 197 187 177	lock size (r)	niu 12 1 11 1 9 1 8 3 7 3	1.75 1.72 1.73 1.54 3.89 3.98	<b>2</b> - 1.52 1.64 1.47 1.74 2.40 2.04	33 .99 1.12 1.14 1.24 1.44 1.65	% <ul> <li>1.33</li> <li>1.23</li> <li>1.23</li> <li>1.00</li> <li>1.16</li> <li>1.22</li> </ul>	294. 1.51 1.45 1.38 1.27 1.16 1.04	5 Mflor 1.64 1.60 1.54 1.42 1.32 1.20	o/s; 90 1.79 1.71 1.69 1.55 1.44 1.30	0 MHz 1.83 1.80 1.67 1.61 1.47 1.44	Itaniu 1.89 1.88 1.86 1.71 1.68 1.52	m 2, lr 1.75 1.91 1.89 1.73 1.75 1.63	tel C v 1.85 1.88 1.88 1.75 1.77 1.65	<ul> <li>/7.0]</li> <li>1.72</li> <li>1.97</li> <li>1.93</li> <li>1.90</li> <li>1.84</li> <li>1.74</li> </ul>	<b>1.2 Gflop/s</b> 1190 1140 1090 1040 990 940 940 940 940 940 940 940 940
47 Mflop/s 247 237 227 217 207 197 187 187 167	Ow plock size (r)	niu 12 1 11 1 9 1 8 3 7 3	1.75 1.72 1.73 1.54 3.89 3.98 3.79	<b>2</b> - 1.52 1.64 1.47 1.74 2.40 2.04 1.77	33 .99 1.12 1.14 1.24 1.44 1.65 1.72	•/•   1.33   1.23   1.23   1.23   1.20   1.16   1.22   1.44	<ul> <li>294.</li> <li>1.51</li> <li>1.45</li> <li>1.38</li> <li>1.27</li> <li>1.16</li> <li>1.04</li> <li>1.19</li> </ul>	5 Mflor 1.64 1.60 1.54 1.42 1.32 1.20 1.14	o/s; 90 1.79 1.71 1.69 1.55 1.44 1.30 1.23	0 MHz 1.83 1.80 1.67 1.61 1.47 1.44 1.31	ltaniu 1.89 1.88 1.86 1.71 1.68 1.52 1.41	m 2, lr 1.75 1.91 1.89 1.73 1.75 1.63 1.52	tel C v 1.85 1.88 1.88 1.75 1.77 1.65 1.58	<ul> <li>/7.0]</li> <li>1.72</li> <li>1.97</li> <li>1.93</li> <li>1.90</li> <li>1.84</li> <li>1.74</li> <li>1.65</li> </ul>	<b>1.2 Gflop/s</b> 1190 1140 1090 1040 1040 1040 1040 1040
<ul> <li>47 Mflop/s</li> <li>247</li> <li>237</li> <li>227</li> <li>217</li> <li>207</li> <li>197</li> <li>187</li> <li>177</li> <li>167</li> <li>157</li> </ul>	Itan	niu 12 1 11 1 9 1 8 3 7 3 6 3	1.75 1.72 1.72 1.54 3.89 3.98 3.79 3.20	<b>2</b> - 1.52 1.64 1.47 1.74 2.40 2.04 1.77 1.74	33 .99 1.12 1.14 1.24 1.44 1.65 1.72 1.99	% <ul> <li>1.33</li> <li>1.23</li> <li>1.23</li> <li>1.23</li> <li>1.00</li> <li>1.16</li> <li>1.22</li> <li>1.44</li> <li>1.52</li> </ul>	<ul> <li>294.</li> <li>1.51</li> <li>1.45</li> <li>1.38</li> <li>1.27</li> <li>1.16</li> <li>1.04</li> <li>1.19</li> <li>1.34</li> </ul>	5 Mflor 1.64 1.60 1.54 1.42 1.32 1.20 1.14 1.19	o/s; 90 1.79 1.71 1.69 1.55 1.44 1.30 1.23 .97	0 MHz 1.83 1.80 1.67 1.61 1.47 1.44 1.31 1.17	<ul> <li>Itaniu</li> <li>1.89</li> <li>1.88</li> <li>1.86</li> <li>1.71</li> <li>1.68</li> <li>1.52</li> <li>1.41</li> <li>1.27</li> </ul>	m 2, lr 1.75 1.91 1.89 1.73 1.75 1.63 1.52 1.36	tel C v 1.85 1.88 1.88 1.75 1.77 1.65 1.58 1.42	<ul> <li>/7.0]</li> <li>1.72</li> <li>1.97</li> <li>1.93</li> <li>1.90</li> <li>1.84</li> <li>1.74</li> <li>1.65</li> <li>1.50</li> </ul>	<b>1.2 Gflop/s</b> 1190 1140 1090 1040 1040 1040 1040 1040
47 Mflop/s 247 237 227 227 217 207 197 187 187 167 167 157 147	Itan	niu 12 1 11 1 9 1 8 3 7 3 6 3 5 3 4 3	1.75 1.72 1.73 1.54 3.89 3.98 3.98 3.79 3.20 3.32	2 - 1.52 1.64 1.47 1.74 2.40 2.04 1.77 1.74 4.07	33 .99 1.12 1.14 1.24 1.44 1.65 1.72 1.99 1.74	<ul> <li>1.33</li> <li>1.23</li> <li>1.23</li> <li>1.23</li> <li>1.23</li> <li>1.23</li> <li>1.24</li> <li>1.22</li> <li>1.44</li> <li>1.52</li> <li>2.37</li> </ul>	<ul> <li>294.</li> <li>1.51</li> <li>1.45</li> <li>1.38</li> <li>1.27</li> <li>1.16</li> <li>1.04</li> <li>1.19</li> <li>1.34</li> <li>1.52</li> </ul>	5 Mflor 1.64 1.60 1.54 1.42 1.32 1.20 1.14 1.19 1.38	o/s; 90 1.79 1.71 1.69 1.55 1.44 1.30 1.23 .97 1.19	0 MHz 1.83 1.80 1.67 1.61 1.47 1.44 1.31 1.17 1.14	ltaniu 1.89 1.88 1.86 1.71 1.68 1.52 1.41 1.27 .92	m 2, lr 1.75 1.91 1.89 1.73 1.75 1.63 1.52 1.36 1.19	tel C v 1.85 1.88 1.88 1.75 1.77 1.65 1.58 1.42 1.22	<ul> <li>/7.0]</li> <li>1.72</li> <li>1.97</li> <li>1.93</li> <li>1.90</li> <li>1.84</li> <li>1.74</li> <li>1.65</li> <li>1.50</li> <li>1.29</li> </ul>	<b>1.2 Gflop/s</b> 1190 1140 1090 1040 1090 1040 1040 1040
<ul> <li>47 Mflop/s</li> <li>247</li> <li>237</li> <li>227</li> <li>217</li> <li>207</li> <li>197</li> <li>197</li> <li>187</li> <li>177</li> <li>167</li> <li>157</li> <li>147</li> <li>137</li> </ul>	Itan	niu 12 1 11 1 9 1 8 3 7 3 5 3 4 3 3 2	1.75 1.72 1.72 1.73 1.54 3.89 3.98 3.98 3.98 3.20 3.32 3.32	2 - 1.52 1.64 1.47 1.74 2.40 2.04 1.77 1.74 4.07 3.35	33 .99 1.12 1.14 1.24 1.44 1.65 1.72 1.99 1.74	<ul> <li>••••</li> <li>1.33</li> <li>1.23</li> <li>1.23</li> <li>1.00</li> <li>1.16</li> <li>1.22</li> <li>1.44</li> <li>1.52</li> <li>2.37</li> <li>1.74</li> </ul>	<ul> <li>294.</li> <li>1.51</li> <li>1.45</li> <li>1.38</li> <li>1.27</li> <li>1.16</li> <li>1.04</li> <li>1.19</li> <li>1.34</li> <li>1.52</li> <li>1.97</li> </ul>	5 Mflor 1.64 1.60 1.54 1.42 1.32 1.20 1.14 1.19 1.38 1.71	o/s; 90 1.79 1.71 1.69 1.55 1.44 1.30 1.23 .97 1.19 1.52	0 MHz 1.83 1.80 1.67 1.67 1.47 1.44 1.31 1.17 1.14 1.14	<ul> <li>Itaniu</li> <li>1.89</li> <li>1.86</li> <li>1.71</li> <li>1.68</li> <li>1.52</li> <li>1.41</li> <li>1.27</li> <li>.92</li> <li>1.19</li> </ul>	m 2, lr 1.75 1.91 1.89 1.73 1.75 1.63 1.52 1.36 1.19 1.08	tel C v 1.85 1.88 1.88 1.75 1.77 1.65 1.58 1.42 1.22	<ul> <li>/7.0]</li> <li>1.72</li> <li>1.97</li> <li>1.93</li> <li>1.90</li> <li>1.84</li> <li>1.74</li> <li>1.65</li> <li>1.50</li> <li>1.29</li> <li>.88</li> </ul>	<b>1.2 Gflop/s</b> 1190 1140 1090 1040 1040 1040 1040 1040
<b>47 Mflop/s</b> 247 237 227 217 217 207 197 197 197 197 197 197 197 19	Itan	niu 12 1 11 1 9 1 8 3 7 3 6 3 7 3 8 3 7 4 8 3 7 4 8 3 7 4 8 3 7 4 8 4 8 4 9 1 7 4 8 4 8 4 9 1 8 4 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	LIM 1.75 1.72 1.73 1.54 3.89 3.98 3.98 3.98 3.20 3.20 3.20 1.89	2 - 1.52 1.64 1.47 1.74 2.40 1.77 1.74 4.07 3.35	33 .99 1.12 1.14 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.2	<ul> <li>1.33</li> <li>1.23</li> <li>1.23</li> <li>1.23</li> <li>1.00</li> <li>1.16</li> <li>1.22</li> <li>1.44</li> <li>1.52</li> <li>2.37</li> <li>1.74</li> </ul>	<ul> <li>294.</li> <li>1.51</li> <li>1.45</li> <li>1.38</li> <li>1.27</li> <li>1.16</li> <li>1.04</li> <li>1.19</li> <li>1.34</li> <li>1.52</li> <li>1.97</li> <li>1.82</li> </ul>	5 Mflor 1.64 1.60 1.54 1.42 1.32 1.20 1.14 1.19 1.38 1.71	o/s; 90 1.79 1.71 1.69 1.55 1.44 1.30 1.23 1.23 1.19 1.19	0 MHz 1.83 1.80 1.67 1.67 1.47 1.44 1.31 1.17 1.14 1.34	<ul> <li>Itaniu</li> <li>1.89</li> <li>1.88</li> <li>1.86</li> <li>1.71</li> <li>1.68</li> <li>1.52</li> <li>1.41</li> <li>1.27</li> <li>.92</li> <li>1.19</li> <li>1.20</li> </ul>	m 2, lr 1.75 1.91 1.89 1.73 1.75 1.63 1.52 1.36 1.19 1.19	tel C v 1.85 1.88 1.88 1.75 1.77 1.65 1.58 1.42 1.22 1.03	<ul> <li>/7.0]</li> <li>1.72</li> <li>1.97</li> <li>1.93</li> <li>1.90</li> <li>1.84</li> <li>1.74</li> <li>1.65</li> <li>1.50</li> <li>1.29</li> <li>.88</li> <li>1.17</li> </ul>	<b>1.2 Gflop/s</b> 1190 1140 1140 1090 1040 1040 1040 1040
<ul> <li>47 Mflop/s</li> <li>247</li> <li>237</li> <li>227</li> <li>217</li> <li>207</li> <li>197</li> <li>197</li> <li>187</li> <li>187</li> <li>177</li> <li>167</li> <li>167</li> <li>157</li> <li>147</li> <li>137</li> <li>127</li> <li>117</li> </ul>	Itan	niu 12 1 11 1 9 1 8 3 7 3 6 3 7	LIM 1.75 1.72 1.73 1.54 3.89 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3.98 3	2 - 1.52 1.64 1.74 1.74 2.40 2.04 1.77 1.77 1.74 4.07 3.35 2.54	33 .99 1.12 1.14 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.2	<ul> <li>1.33</li> <li>1.23</li> <li>1.23</li> <li>1.23</li> <li>1.23</li> <li>1.23</li> <li>1.24</li> <li>1.22</li> <li>1.44</li> <li>1.52</li> <li>2.37</li> <li>1.74</li> <li>2.73</li> </ul>	<ul> <li>294.</li> <li>1.51</li> <li>1.45</li> <li>1.38</li> <li>1.27</li> <li>1.16</li> <li>1.04</li> <li>1.19</li> <li>1.34</li> <li>1.52</li> <li>1.97</li> <li>1.62</li> </ul>	5 Mflor 1.64 1.60 1.54 1.42 1.32 1.20 1.14 1.19 1.38 1.71 1.70	o/s; 90 1.79 1.71 1.69 1.55 1.44 1.30 1.23 1.23 1.23 1.19 1.52 1.85	0 MHz 1.83 1.80 1.67 1.67 1.47 1.44 1.31 1.17 1.14 1.34 1.34 1.34	<ul> <li>Itaniu</li> <li>1.89</li> <li>1.86</li> <li>1.71</li> <li>1.68</li> <li>1.52</li> <li>1.41</li> <li>1.27</li> <li>.92</li> <li>1.19</li> <li>1.70</li> </ul>	m 2, lr 1.75 1.91 1.89 1.73 1.75 1.63 1.52 1.36 1.19 1.08 1.54	tel C v 1.85 1.88 1.88 1.75 1.77 1.65 1.58 1.42 1.22 1.03 1.27	<ul> <li>/7.0]</li> <li>1.72</li> <li>1.97</li> <li>1.93</li> <li>1.93</li> <li>1.93</li> <li>1.94</li> <li>1.74</li> <li>1.65</li> <li>1.65</li> <li>1.50</li> <li>1.29</li> <li>.88</li> <li>1.17</li> </ul>	<b>1.2 Gflop/s</b> 1190 1140 1090 1040 1040 1040 1040 1040
<ul> <li>AT Mflop/s</li> <li>247</li> <li>237</li> <li>227</li> <li>217</li> <li>207</li> <li>197</li> <li>197</li> <li>187</li> <li>177</li> <li>167</li> <li>167</li> <li>157</li> <li>147</li> <li>137</li> <li>127</li> <li>117</li> <li>107</li> </ul>	Itan	nii 12 111 10 1 8 7 8 7 8 7 8 7 8 7 8 7 8 8 7 8 8 7 8 8 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	LIM 1.75 1.72 1.73 1.73 1.73 1.73 1.73 1.73 1.73 1.73 1.73 1.73 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1.72 1	2 - 1.52 1.64 1.47 1.74 2.40 2.04 1.77 1.74 4.07 3.35 2.54 1.35	33 .99 1.12 1.14 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.24 1.2	<ul> <li>1.33</li> <li>1.23</li> <li>1.23</li> <li>1.23</li> <li>1.00</li> <li>1.16</li> <li>1.22</li> <li>1.44</li> <li>2.73</li> <li>1.44</li> </ul>	<ul> <li>294.</li> <li>1.51</li> <li>1.45</li> <li>1.38</li> <li>1.27</li> <li>1.16</li> <li>1.34</li> <li>1.52</li> <li>1.52</li> <li>1.97</li> <li>1.62</li> <li>1.43</li> </ul>	5 Mflog 1.64 1.60 1.54 1.42 1.32 1.20 1.14 1.19 1.38 1.71 1.70 1.47	o/s; 90 1.79 1.71 1.69 1.55 1.44 1.30 1.23 1.23 1.23 1.23 1.23 1.23 1.23 1.23	0 MHz 1.83 1.80 1.67 1.67 1.47 1.47 1.44 1.31 1.17 1.14 1.34 1.34 2.40 1.49	Itaniu         1.89         1.88         1.86         1.71         1.68         1.71         1.68         1.71         1.68         1.71         1.68         1.71         1.71         1.71         1.71         1.72         1.41         1.27         .92         1.19         1.70         1.34	m 2, lr 1.75 1.91 1.89 1.73 1.75 1.63 1.52 1.36 1.19 1.19 1.08 1.54 1.24	tel C v 1.85 1.88 1.88 1.75 1.77 1.65 1.58 1.42 1.22 1.03 1.27 1.41	<ul> <li>/7.0]</li> <li>1.72</li> <li>1.97</li> <li>1.93</li> <li>1.93</li> <li>1.90</li> <li>1.84</li> <li>1.74</li> <li>1.65</li> <li>1.74</li> <li>1.65</li> <li>1.29</li> <li>1.29</li> <li>.88</li> <li>1.17</li> <li>1.43</li> </ul>	<b>1.2 Gflop/s</b> 1190 1140 1140 1090 100 100 100 100 100 100 100 100 1

	u		L - C	-70	ile [r	ref=16	1.2 Mfl	lop/s; {	800 MI	Hz Itan	nium, Ir	ntel C N	/7]
1	2	.92	.77	.99	1.16	1.30	1.35	1.39	1.39	1.45	1.24	1.22	1.32
1	1	1.52	.80	.95	1.11	1.24	1.35	1.39	1.39	1.44	1.24	1.24	1.29
1	0	1.34	.74	.88	1.04	1.16	1.30	1.36	1.35	1.38	1.22	1.23	1.32
!	9	1.25	.78	.82	1.01	1.10	1.19	1.34	1.35	1.39	1.21	1.20	1.28
Ξ	8	1.47	.72	.77	.92	1.05	1.16	1.22	1.31	1.37	1.22	1.15	1.27
k size	7	1.38	.80	.76	.82	.98	1.11	1.16	1.26	1.34	1.25	1.18	1.32
v bloc	6	1.25	.84	.78	.79	.87	.99	1.09	1.18	1.23	1.29	1.14	1.41
ē,	5	1.10	1.17	.75	.71	.80	.88	.97	1.06	1.09	1.15	1.14	1.29
	4	1.55	1.30	.80	.72	.71	.77	.80	.94	1.00	1.08	1.11	1.16
	3	1.54	1.04	1.15	.80	.71	.66	.76	.77	.81	.87	.95	.98
	2	1.48	1.48	1.02	1.27	1.05	.83	.70	.67	.66	.68	.77	.77
	1	1.00	1.07	1.05	1.12	.89	.95	1.07	1.21	1.02	.94	.82	.73
		1	2	3	4	5	6 mp.bla	7 ek size	8	9	10	11	12

# Profiles Register

From UC Berkeley CS267



Ultra 2i - 11% ile [ref=35.8 Mflop/s; 333 MHz Sun Ultra 2i, Sun C v6.0]

62       1.62       1.71       1.56       1.73       1.56       1.7         85       1.57       1.71       1.64       1.75       1.63       1.7         84       1.51       1.67       1.56       1.66       1.58       1.68
85         1.57         1.71         1.64         1.75         1.63         1.7           84         1.51         1.67         1.56         1.66         1.58         1.68
84 1.51 1.67 1.56 1.66 1.58 1.6
82 1.93 1.68 1.56 1.70 1.57 1.6
74 1.91 1.93 1.67 1.67 1.62 1.6
82 1.88 1.86 1.84 <mark>1.61 1.60 1.6</mark>
77 1.92 2.03 1.90 1.88 1.87 1.6
80 1.92 1.93 1.94 1.90 1.90 1.8
60 1.82 1.75 1.81 1.77 1.79 1.6
65 1.62 1.86 1.64 1.65 1.66 1.6
50 1.74 1.54 1.80 1.87 1.83 1.8
43 1.43 1.45 1.46 1.48 1.47 1.4
6 7 8 9 10 11 13 h block size (c)

#### Pentium III - 21% 42.1

1	Mflop/s;	500 MHz	Pentium	III,	Intel	C v7.0

12	1.69	1.96	2.22	2.22	2.06	2.26	2.05	2.28	1.88	2.13	1.88	2.22
11	1.69	1.98	2.04	2.17	1.99	2.18	1.89	2.15	1.88	2.17	1.84	2.15
10	1.67	1.87	2.01	2.21	2.07	2.23	1.89	2.27	1.92	2.27	1.83	2.27
9	1.67	2.02	1.99	2.19	1.97	2.15	1.96	2.16	1.82	2.19	1.96	2.18
<del>8</del> ع	1.69	1.81	2.18	2.02	1.97	2.21	2.11	2.01	1.86	2.13	1.96	2.09
size	1.76	2.04	1.78	1.97	1.85	1.94	1.85	2.00	1.91	2.03	1.74	2.04
/ block	2.17	2.36	2.11	2.14	1.92	2.34	1.99	2.18	1.91	2.17	2.14	2.19
ž 5	2.15	2.39	2.12	2.10	2.03	1.92	2.21	2.16	2.24	1.97	2.24	2.18
4	2.04	2.28	2.16	2.13	2.17	2.31	2.13	2.44	2.34	2.49	2.36	2.35
3	1.80	2.09	2.31	2.16	2.31	2.25	2.39	2.11	2.42	2.38	2.45	2.23
2	1.44	1.89	2.10	2.18	2.09	2.23	2.25	2.38	2.35	2.54	2.33	2.18
1	1.00	1.53	1.60	1.66	1.71	1.75	1.76	1.73	1.73	1.80	1.80	1.79
	1	2	3	4	5	6 mp.blo	7 ck size	8	9	10	11	12

# Profiles Register

From UC Berkeley CS267

72 Mflop/s	Ultra	a	3 -	5%	no ro	file [ref	f=50.3	Mflop/	/s; 900	MHz	Sun Ul	tr <b>a</b> 3, 3	Sun C	v6.0]	90 Mflop
<mark>-</mark> 71.8		12	1 57	1 50	1.61	1.00	1.00	1.02	1.05	1 77	1.70	1.70	1.70	1 70	88.4
- 69.8			1.57	1.59	1.01	1.00	1.00	1.63	1.05	1.77	1.76	1.76	1.76	1.70	- 86.4
<mark>-</mark> 67.8		11	1.48	1.59	1.55	1.53	1.66	1.72	1.74	1.74	1.66	1.75	1.74	1.77	<mark></mark> 84.4
- 65.8		10	1.55	1.50	1.00	1.50	1.07	1.71	1 70	1 70	1.75	1.70	1.74	1 77	<mark>82.4</mark>
- 63.8			1.55	1.56	1.63	1.59	1.67	1.71	1.73	1.78	1.75	1.76	1.74	1.77	80.4
<mark>-</mark> 61.8		9	1.54	1.59	1.60	1.61	1.63	1.70	1.73	1.77	1.74	1.74	1.75	1.77	78.4
- 59.8		8	1.05	1.50	1.50	1.04	1.05	1.00	1 70	1.70	1.74	1.74	1.74	1 77	76.4
- 57.8	Ē	Ŭ	1.65	1.56	1.56	1.64	1.65	1.60	1.70	1.76	1.74	1.74	1.74	1.77	/4.4
- 55.8	size	7	1.54	1.52	1.59	1.59	1.62	1.67	1.69	1.76	1.71	1.73	1.71	1.74	70.4
-53.8	сĶ	a									1.55				68.4
-51.8	M PI	Ĭ	1.53	1.54	1.55	1.59	1.65	1.69	1.70	1.76	1.73	1.70	1.64	1.72	66.4
- 49.8	D	5	1.47	1.59	1.57	1.57	1.65	1.59	1.68	1.74	1.72	1.72	1.71	1.72	64.4
- 47.8		4		4 50		4.50					1.05	1.00		1.05	62.4
- 45.8		7	1.39	1.53	1.55	1.58	1.55	1.54	1.61	1.69	1.65	1.66	1.59	1.65	60.4
- 43.8		3	1.34	1.48	1.51	1.53	1.53	1.58	1.62	1.69	1.68	1.68	1.66	1.66	58.4
- 41.8		,													<mark>56.4</mark>
-39.8		2	1.16	1.38	1.46	1.55	1.45	1.55	1.55	1.60	1.57	1.62	1.60	1.61	- <mark>-</mark> 54.4
37.8		1	1.00	1.21	1.31	1.35	1.39	1.42	1.43	1.44	1.46	1.42	1.47	1.47	52.4
35.8			1	2	3	4	5	6	7	8	9	10	11	12	50.2
35 Mflop/s	_						colu	mn blo	ck size	e (c)					
35 Mflop/s 108 Mflop/s	Pen	tiu	um	111	-M	- 15	colu	mn blo .p/s;	ck size; ; 800 N	e (c) //Hz Pi	entium	III–M,	Intel (	C v7.0]	- 122 Mflo
35 Mflop/s 108 Mflop/s	Pen	ti ( 12	um 1.70	<b>III</b> 1.73	- <b>M</b>	- <b>15</b> 2.06	colu 5 <b>%</b> 2.06	mn blo ıp/s; 2.07	ck size ; 800 N 2.04	e (c) /IHz Pi 2.07	entium 1.97	III-M, 2.06	Intel (	C v7.0] 2.08	- 122 Mflo
35 Mflop/s 108 Mflop/s 107.1 102.2	Pen	<b>ti</b> 12 11	um 1.70 1.69	<b>III</b> 1.73 1.77	- <b>M</b> 2.05 2.02	- <b>15</b> 2.06 2.07	colu 5 <b>%</b> 2.06 2.03	mn blo .p/s; 2.07 2.07	ck size ; 800 N 2.04 1.96	e (c) /IHz Pi 2.07 2.07	entium 1.97 1.95	III–M, 2.06 2.07	Intel ( 1.95	C v7.0] 2.08 2.07	- 122 Mflo
35 Mflop/s 108 Mflop/s 102.1 - 102.2 - 97.2 - 92.2	Pen	<b>ti</b> 12 11 10	um 1.70 1.69 1.71	1.73 1.77 1.71	<ul> <li>2.05</li> <li>2.05</li> </ul>	- <b>15</b> 2.06 2.07 2.07	colu 5 <b>%</b> 2.06 2.03 2.06	nn blo p/s; 2.07 2.07 2.08	ck size 800 N 2.04 1.96	e (c) /IHz Pi 2.07 2.07 2.08	entium 1.97 1.95 2.00	III–М, 2.06 2.07 2.08	Intel ( 1.95 1.92	2.08 2.07 2.09	- 122 Mflo 122 118 - 113 - 108
35 Mflop/s 108 Mflop/s 107.1 - 102.2 - 97.2 - 92.2 - 87.2	Pen	ti 12 11 10 9	um 1.70 1.69 1.71	1.73 1.77 1.71 1.69	<ul> <li>2.05</li> <li>2.05</li> <li>1.92</li> </ul>	- <b>1</b> 5 2.06 2.07 2.07	colu 2.06 2.03 2.06 2.03	nn blo p/s; 2.07 2.08 2.08	ck size 800 N 2.04 1.96 1.97 2.05	e (c) /IHz Pi 2.07 2.07 2.08 2.06	entium 1.97 1.95 2.00	III–M, 2.06 2.07 2.08	Intel ( 1.95 1.92 1.91	2.08 2.07 2.09 2.08	- 122 Mflo 122 118 - 113 - 108 - 103
35 Mflop/s 108 Mflop/s 107.1 - 102.2 - 97.2 - 92.2 - 87.2 - 87.2	Pen	<b>ti</b> 112 111 9 8	1.70 1.69 1.71 1.73 1.75	1.73 1.77 1.71 1.69 1.62	<ul> <li>2.05</li> <li>2.02</li> <li>2.05</li> <li>1.92</li> <li>2.02</li> </ul>	2.06 2.07 2.07 2.06 2.05	colu 2.06 2.03 2.03 2.03 2.03	mn blo ip/s; 2.07 2.08 2.08 2.08	ck size 800 N 2.04 1.96 1.97 2.05 2.07	e (c) /IHz Pi 2.07 2.08 2.06 2.08	entium 1.97 1.95 2.00 1.98 2.05	III–M, 2.06 2.07 2.08 2.08	Intel ( 1.95 1.92 1.91 2.06	2.08 2.07 2.09 2.08 2.09	- <b>122 Mflo</b> 122 118 113 108 103 - 98.6
35 Mflop/s 108 Mflop/s 107.1 - 102.2 - 97.2 - 92.2 - 87.2 - 82.2 - 77.2	Pen jize (r)	ti 12 11 9 8 7	1.70 1.69 1.71 1.73 1.75	<b>1.73</b> 1.77 1.71 1.69 1.62	<ul> <li>2.05</li> <li>2.02</li> <li>2.05</li> <li>1.92</li> <li>2.02</li> <li>1.84</li> </ul>	2.06 2.07 2.07 2.06 2.05	colu 2.06 2.03 2.03 2.03 2.06 2.00	mn blo ip/s; 2.07 2.08 2.08 2.08 2.07	ck size 800 N 2.04 1.96 1.97 2.05 2.07	e (c) /IHz P 2.07 2.08 2.08 2.08	entium 1.97 1.95 2.00 1.98 2.05	III-M, 2.06 2.07 2.08 2.08 2.08	Intel ( 1.95 1.92 1.91 2.06 2.07	2.08 2.07 2.09 2.08 2.09	- <b>122 Mflo</b> 122 118 113 113 108 103 - 103 - 98.6 - 93.6
35 Mflop/s 108 Mflop/s 107.1 - 102.2 - 97.2 - 92.2 - 87.2 - 82.2 - 77.2 - 72.2	Pen lock size (r)	ti 12 11 10 9 8 7	1.70 1.69 1.71 1.73 1.75 1.88	<ul> <li>1.73</li> <li>1.77</li> <li>1.71</li> <li>1.69</li> <li>1.62</li> <li>1.66</li> </ul>	<ul> <li>2.05</li> <li>2.02</li> <li>2.05</li> <li>1.92</li> <li>1.84</li> </ul>	2.06 2.07 2.07 2.05 2.05	colu 2.06 2.03 2.03 2.06 2.00 2.00	mn blo ip/s; 2.07 2.08 2.08 2.08 2.07 2.07	ck size 800 N 2.04 1.96 1.97 2.05 2.07 2.02	e (c) /Hz P 2.07 2.07 2.08 2.08 2.08	entium 1.97 1.95 2.00 1.98 2.05 2.07	III-M, 2.06 2.07 2.08 2.08 2.08 2.05	Intel ( 1.95 1.92 1.91 2.06 2.07 2.02	2.08 2.07 2.09 2.08 2.09 2.08	- <b>122 Mflo</b> 122 118 113 113 108 103 - 103 - 98.6 - 88.6
35 Mflop/s 108 Mflop/s 107.1 - 102.2 - 97.2 - 97.2 - 92.2 - 87.2 - 82.2 - 77.2 - 72.2 - 72.2	Pen	ti 12 11 10 9 8 7	1.70 1.69 1.71 1.73 1.75 1.88 1.93	1.73 1.77 1.77 1.69 1.62 1.66 1.87	<ul> <li>2.05</li> <li>2.02</li> <li>2.05</li> <li>1.92</li> <li>1.84</li> <li>1.99</li> </ul>	2.06 2.07 2.07 2.05 2.05	colu 2.06 2.03 2.03 2.06 2.00 2.00	mn blo ip/s; 2.07 2.08 2.08 2.08 2.07 2.07 2.06	ck size 800 N 2.04 1.96 1.97 2.05 2.07 2.02 2.07	e (c) /Hz P 2.07 2.07 2.08 2.08 2.08 2.08	entium 1.97 1.95 2.00 1.98 2.05 2.07 2.07	III-M, 2.06 2.07 2.08 2.08 2.08 2.05 2.08	Intel ( 1.95 1.92 1.91 2.06 2.07 2.02 2.08	×7.0] 2.08 2.07 2.09 2.08 2.08 2.08	- 122 Mflo 122 118 113 113 108 103 103 103 103 103 103 103 103
35 Mflop/s 108 Mflop/s 107.1 - 102.2 - 97.2 - 97.2 - 92.2 - 87.2 - 82.2 - 77.2 - 72.2 - 72.2 - 67.2	Low black size (r)	ti 12 11 9 8 7 6 5	1.70 1.69 1.71 1.73 1.75 1.88 1.93 1.89	<ol> <li>1.73</li> <li>1.77</li> <li>1.71</li> <li>1.69</li> <li>1.62</li> <li>1.62</li> <li>1.87</li> <li>1.73</li> </ol>	<ul> <li>2.05</li> <li>2.05</li> <li>2.05</li> <li>1.92</li> <li>1.84</li> <li>1.99</li> <li>1.94</li> </ul>	2.06 2.07 2.07 2.06 2.05 2.05 2.03	colu 2.06 2.03 2.06 2.03 2.06 2.00 2.05	mn blo ip/s; 2.07 2.08 2.08 2.07 2.07 2.07 2.07 2.07	ck size 800 N 2.04 1.96 1.97 2.05 2.07 2.02 2.07	e (c) /Hz P 2.07 2.08 2.08 2.08 2.08 2.08 2.07 2.07	entium 1.97 1.95 2.00 1.98 2.05 2.07 2.07	III-M, 2.06 2.07 2.08 2.08 2.08 2.05 2.05	Intel ( 1.95 1.92 1.91 2.06 2.07 2.02 2.08	2.08 2.09 2.08 2.09 2.08 2.08 2.08 2.08	- 122 Mflo 122 118 118 118 118 118 118 118
35 Mflop/s 108 Mflop/s 102.2 - 102.2 - 97.2 - 97.2 - 92.2 - 87.2 - 82.2 - 77.2 - 72.2 - 67.2 - 62.2	Low block size (r)	ti 12 11 10 9 8 7 6 5 4	1.70 1.69 1.71 1.73 1.75 1.88 1.89 1.89	1.73 1.77 1.77 1.69 1.62 1.87 1.87 1.96	<ul> <li>2.05</li> <li>2.02</li> <li>2.02</li> <li>1.92</li> <li>1.84</li> <li>1.99</li> <li>1.94</li> <li>2.00</li> </ul>	2.06 2.07 2.07 2.05 2.05 2.05 2.03 1.98	colu 2.06 2.03 2.06 2.03 2.06 2.00 2.06 2.05 2.04	mn blo ip/s; 2.07 2.08 2.08 2.08 2.07 2.07 2.06 2.07 2.05	ck size 800 N 2.04 1.96 1.97 2.05 2.07 2.02 2.07 2.07 2.07	e (c) /Hz P 2.07 2.08 2.08 2.08 2.08 2.08 2.07 2.07 2.07	entium 1.97 1.95 2.00 1.98 2.05 2.07 2.07 2.07	III–M, 2.06 2.07 2.08 2.08 2.08 2.05 2.05 2.07	Intel ( 1.95 1.92 1.91 2.06 2.07 2.02 2.08 2.08	×7.0] 2.08 2.07 2.09 2.08 2.08 2.08 2.08 2.08	- 122 Mflo 122 118 118 118 118 118 118 108 108
35 Mflop/s 107.1 - 102.2 - 97.2 - 97.2 - 92.2 - 97.2 - 77.2 - 77.2 - 72.2 - 67.2 - 67.2 - 57.2	Low block size (r)	ti 12 11 10 9 8 7 6 5 4 3	1.70 1.69 1.71 1.73 1.75 1.88 1.89 1.89	<ul> <li>1.73</li> <li>1.77</li> <li>1.77</li> <li>1.69</li> <li>1.62</li> <li>1.62</li> <li>1.62</li> <li>1.63</li> <li>1.96</li> <li>1.96</li> </ul>	<ul> <li>2.05</li> <li>2.02</li> <li>2.02</li> <li>1.92</li> <li>1.92</li> <li>1.94</li> <li>1.94</li> <li>2.00</li> <li>1.94</li> </ul>	2.06 2.07 2.07 2.05 2.05 2.03 2.03 1.98	colu 2.06 2.03 2.06 2.03 2.06 2.00 2.06 2.05 2.04	mn blo ip/s; 2.07 2.07 2.08 2.08 2.07 2.07 2.07 2.05	ck size 800 N 2.04 1.96 1.97 2.05 2.07 2.07 2.07 2.07 2.07	e (c) /Hz P 2.07 2.07 2.08 2.08 2.08 2.08 2.07 2.07 2.07 2.07	entium 1.97 1.95 2.00 1.98 2.05 2.07 2.07 2.07 2.07	III-M, 2.06 2.07 2.08 2.08 2.08 2.05 2.07 2.07	Intel ( 1.95 1.92 1.91 2.06 2.07 2.08 2.08 2.08	×7.0] 2.08 2.07 2.08 2.08 2.08 2.08 2.08 2.08	- 122 Mflo 122 118 113 113 113 113 103 103 103 103
<b>35 Mflop/s</b> <b>102.2</b> 102.2 102.2 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2007.1 2	Pent row block size (r)	ti 12 11 10 9 8 7 6 5 4 3 2	1.70 1.69 1.71 1.73 1.75 1.88 1.88 1.89 1.89 1.85	<ol> <li>1.73</li> <li>1.77</li> <li>1.77</li> <li>1.69</li> <li>1.62</li> <li>1.62</li> <li>1.87</li> <li>1.96</li> <li>1.93</li> </ol>	<ul> <li>2.05</li> <li>2.02</li> <li>2.02</li> <li>1.92</li> <li>1.92</li> <li>1.94</li> <li>1.94</li> <li>2.00</li> <li>1.94</li> <li>2.00</li> <li>1.98</li> </ul>	2.06 2.07 2.07 2.05 2.05 2.05 2.03 1.98 2.01	colu 2.06 2.03 2.06 2.03 2.06 2.00 2.06 2.05 2.05 2.04 2.02	mn blo ip/s; 2.07 2.08 2.08 2.07 2.07 2.07 2.07 2.05 2.03	ck size 800 N 2.04 1.96 1.97 2.05 2.07 2.07 2.07 2.07 2.07 2.07 2.07	e (c) /Hz P 2.07 2.07 2.08 2.08 2.08 2.08 2.08 2.07 2.07 2.07 2.07 2.07 2.07	entium 1.97 1.95 2.00 1.98 2.05 2.07 2.07 2.07 2.07 2.07	III-M, 2.06 2.07 2.08 2.08 2.08 2.05 2.07 2.07 2.07 2.07	Intel ( 1.95 1.92 1.91 2.06 2.07 2.08 2.08 2.08 2.08	<ul> <li>v7.0]</li> <li>2.08</li> <li>2.07</li> <li>2.09</li> <li>2.08</li> <l< td=""><td>- 122 Mflo 122 118 113 113 113 113 103 103 103 103</td></l<></ul>	- 122 Mflo 122 118 113 113 113 113 103 103 103 103
35 Mflop/s 108 Mflop/s 107.1 - 102.2 - 97.2 - 97.2 - 97.2 - 97.2 - 97.2 - 77.2 - 77.	Pend row block size (r)	ti 12 11 10 9 7 6 5 4 3 2	1.70 1.69 1.71 1.73 1.75 1.88 1.89 1.89 1.89 1.85 1.74	<ol> <li>1.73</li> <li>1.77</li> <li>1.77</li> <li>1.69</li> <li>1.62</li> <li>1.62</li> <li>1.87</li> <li>1.93</li> <li>1.93</li> <li>1.84</li> </ol>	<ul> <li>2.05</li> <li>2.02</li> <li>2.05</li> <li>1.92</li> <li>1.94</li> <li>1.94</li> <li>2.00</li> <li>1.94</li> <li>2.00</li> <li>1.94</li> </ul>	1.06 2.07 2.07 2.05 2.05 2.05 2.03 1.98 2.01 1.96	colu 2.06 2.03 2.06 2.03 2.06 2.00 2.06 2.00 2.00 2.02 2.04 2.02 2.02	mn blo ip/s; 2.07 2.08 2.08 2.08 2.07 2.07 2.07 2.07 2.07 2.03 2.03 2.03	ck size 800 N 2.04 1.96 1.97 2.05 2.07 2.07 2.07 2.07 2.07 2.07 2.07 2.07	e (c) /Hz P 2.07 2.07 2.08 2.08 2.08 2.08 2.08 2.08 2.08 2.08 2.08 2.08 2.08 2.08 2.08 2.08 2.08 2.07 2.07 2.07 2.07 2.07 2.07 2.07	entium 1.97 1.95 2.00 1.98 2.05 2.07 2.07 2.07 2.07 2.05 2.05	III-M, 2.06 2.07 2.08 2.08 2.08 2.05 2.07 2.07 2.07 2.07 2.07	Intel ( 1.95 1.92 1.91 2.06 2.07 2.08 2.08 2.08 2.08 2.08	<ul> <li>v7.0]</li> <li>2.08</li> <li>2.07</li> <li>2.08</li> <li>2.04</li> </ul>	- 122 Mflo 122 118 119 124 118 113 108 108 108 108 108 108 108 108 108 108
35 Mflop/s 108 Mflop/s 102.2 - 102.2 - 97.2 - 97.2 - 92.2 - 87.2 - 87.2 - 87.2 - 77.2 - 77.2 - 72.2 - 77.2 - 52.2 - 57.2 - 52.2 - 10.2 - 10.	Low block size (r)	ti 12 11 10 9 8 7 6 5 4 3 2 1	<ol> <li>1.70</li> <li>1.69</li> <li>1.71</li> <li>1.73</li> <li>1.75</li> <li>1.88</li> <li>1.89</li> <li>1.89</li> <li>1.89</li> <li>1.85</li> <li>1.74</li> <li>1.52</li> <li>1.00</li> </ol>	I.73         1.73         1.77         1.71         1.69         1.62         1.63         1.87         1.96         1.93         1.93         1.84	<ul> <li>2.05</li> <li>2.02</li> <li>2.02</li> <li>1.92</li> <li>1.94</li> <li>1.99</li> <li>1.94</li> <li>2.00</li> <li>1.94</li> <li>1.93</li> <li>1.94</li> <li>1.93</li> <li>1.93</li> <li>1.93</li> <li>1.93</li> <li>1.93</li> <li>1.93</li> <li>1.93</li> </ul>	2.06 2.07 2.07 2.05 2.05 2.05 2.03 1.98 2.01 1.96	colu 2.06 2.03 2.06 2.03 2.06 2.00 2.00 2.00 2.00 2.02 2.04 2.02 2.02	mn blo ip/s; 2.07 2.07 2.08 2.08 2.07 2.07 2.07 2.07 2.07 2.07 2.03 2.03 2.03 2.03	<ul> <li>ck size</li> <li>800 N</li> <li>2.04</li> <li>1.96</li> <li>1.97</li> <li>2.05</li> <li>2.07</li> <li>2.07</li> <li>2.07</li> <li>2.07</li> <li>2.07</li> <li>2.07</li> <li>2.07</li> <li>2.07</li> <li>2.07</li> <li>2.02</li> <li>3.05</li> <li>3.0</li></ul>	<ul> <li>(c)</li> <li>Hz P</li> <li>2.07</li> <li>2.07</li> <li>2.08</li> <li>2.08</li> <li>2.08</li> <li>2.08</li> <li>2.08</li> <li>2.08</li> <li>2.07</li> <li>2.05</li> <li>2.05</li> <li>2.05</li> <li>2.05</li> <li>2.02</li> <li>1.79</li> </ul>	<ul> <li>I.97</li> <li>I.97</li> <li>2.00</li> <li>2.05</li> <li>2.07</li> <li>2.07</li> <li>2.07</li> <li>2.07</li> <li>2.07</li> <li>2.07</li> <li>2.07</li> <li>2.03</li> <li>1.89</li> </ul>	III-M, 2.06 2.07 2.08 2.08 2.08 2.08 2.07 2.07 2.07 2.07 2.07 2.04	Intel ( 1.95 1.92 1.91 2.06 2.07 2.08 2.08 2.08 2.08 2.08 2.08	<ul> <li>v7.0]</li> <li>2.08</li> <li>2.07</li> <li>2.08</li> <li>2.08<!--</td--><td>- 122 Mflo 122 118 123 118 124 118 124 118 124 118 124 118 124 118 124 108 108 108 108 108 108 108 108 108 108</td></li></ul>	- 122 Mflo 122 118 123 118 124 118 124 118 124 118 124 118 124 118 124 108 108 108 108 108 108 108 108 108 108



## Heuristic Tuning vs Best



From UC Berkeley CS267



## What about cache blocking?

- For CSR, dot-product, re-use opportunity is only in the x vector Matrices that are have some locality and "well ordered" e.g., near diagonal
- have good re-use
- Cache blocking can help for "short wide" matrices both on serial and SMPs



From UC Berkeley CS267

Nishtala, et al (2007). When cache blocking of sparse matrix vector multiply works and why.

Matrix A

- 100k x 255k
- 3.7M non-zeros

Baseline: 44 Mflop/s

Best block size & performance: •16k x 16k 210 Mflop/s







## Roofline model for SpMV (out-of-the-box parallel)



#### From UC Berkeley CS267

Two unit stride streams

Inherent FMA

No instruction-level or data-level parallelism

Naïve compulsory: flop:byte < 0.166



## Roofline model for SpMV (NUMA & SW prefetch)



From UC Berkeley CS267

Compulsory flop:byte ~ 0.166 Utilize all memory channels

Add software prefetching



## Roofline model for SpMV (matrix compression)



From UC Berkeley CS267

#### Inherent FMA

Register blocking improves ILP, DLP, flop:byte ratio



## **SpMV Performance** (simple parallelization)



From UC Berkeley CS267

Out-of-the box SpMV performance on a suite of 14 matrices

Simplest solution = parallelization by rows

Scalability isn't great - Can we do better?





## **SpMV Performance** (matrix compression)



From UC Berkeley CS267

After maximizing memory bandwidth, the only hope is to minimize memory traffic.

**Compression:** exploit

- register blocking
- other formats
- smaller indices

Benefit is matrix-dependent.

Register blocking enables efficient software prefetching (one per cache line)




## SpMV Performance (cache and TLB blocking)

Median



From UC Berkeley CS267

Fully auto-tuned SpMV performance across the suite of matrices

Why do some optimizations work better on some architectures?

- Matrices with naturally small working sets
- Architectures with giant caches



73

## SpMV Performance (cache and TLB blocking)

Mediai



From UC Berkeley CS267

Fully auto-tuned SpMV performance across the suite of matrices

Why do some optimizations work better on some architectures?

- Matrices with naturally small working sets
- Architectures with giant caches



74

## Summary

- Tuning for sparse matrices: harder than dense ones • SpMV: benefits lower due to low Computational Intensity (read the
- matrix)
- **Register blocking** and other "compression" can be a big win Cache blocking less so; other low level tuning (e.g., prefetch) some • For distributed memory, reordering (e.g., graph partitioning) important Autotuning possible, but depends on sparsity structure; hybrid offline /

- online tuning
- After tuning SpMV should be memory bandwidth limited
- Optimizing at higher-level algorithms (across iterations) can improve reuse.

