



Glass Packaging Technology: Status & Update

Mohan Kathaperumal

Faculty: Prof. Swaminathan
Prof. Tummala
Dr. Fuhan Liu
Dr. Vanessa Smet

Students: Pratik Nimbalkar, Bart DeProspo,
Rui Zhang, Shreya Dwarakanath, Siddharth
Ravichandran, Tailong Shi

Visiting Engineers: Nobuo Ogura (Nagase),
Atsushi Kubo (TOK), Takenori Kakutani (Taiyo)
Kimiya Kanno (JSR)

Industry Partners: AGC, Corning, Schott, Intel, TOK, Taiyo, Panasonic, Brewer
Science, Nagase, AMAT, Ajinomoto, Disco, Atotech, Samtec, Unimicron, SKC,
Murata, TSMC

Outline



- Goals & Objectives
- Technical Approach
- Results & Key Accomplishments
- Comparison with Prior Art
- Schedule
- Summary



Goals and Objectives

Glass Based Technologies at PRC


HPC

Flexible Glass
(Session III)

5G/6G, mm Wave
(Session IV)


Glass Interposer

- TGVs
- Microvias
- Leakage Current Measurements
- Large Body Size
- Thermal Simulations




GPE


- Fine Line/Space
- MCMs-Embedded
- Ultra-thin GPE package



3D -- Chip Last



GPE – Chip first






Technical Approach

*Lithography: 1-2 μ m Line/space
(Bart DeProspero)*

*Nanoporous Cu
(Prof. Antonia Antoniou)*

Heat Sink/Vapor chamber

*Thermal/
Reliability
(Pratik/Omkar)*







Technical Challenges for High AR Through Vias and Microvias

- ❑ Anisotropic etching for high aspect ratio structures
 - ❑ Bosch instead of DRIE on silicon
 - ❑ Laser assisted HF etching instead of HF etching
- ❑ Tapered sidewalls limiting the aspect ratio
- ❑ Challenges for TGVs
 - ❑ Brittle for mechanical drilling
 - ❑ Anisotropic chemical etching
 - ❑ Tapered shape diffuses laser power

Femtosecond laser based drilling method used to fabricate $< 100 \mu\text{m}$ (Rui Zhang)

Microvias by Picosecond UV laser.
Microvia diameter: $5 \mu\text{m}$ with $10 \mu\text{m}$ pitch



Liu et al. Innovative Sub-5 micron microvias by Picosecond UV laser for 2.5D Interposers and Fan-out Packages, IEEE CPMT, 2019.

Rui, Fuhan

Results: 1 μm L/S Mini-Consortium

CORNING
Glass Substrate



Dielectric material



Sputter



End User



Resist



Projection Stepper

- Goal: to fabricate and build 1 μm Electronics Packaging RDL in conjunction with our industry consortium
- Each of these companies is providing input and services into this study to demonstrate successfully 1 μm RDL on a 12"×12" glass panel for supply chain and end user interest.
- These samples will be fabricated all the way through metallization and reliability





Mask L/S (μm)	2.0	1.5	1.0	0.9	2.5
PC-0471W F-5 (CA system) Liquid 3 μm					
CD measurement Top and Bottom	T=1.72 μm B=1.55 μm	T=1.19 μm B=0.99 μm	T=1.12 μm B=0.97 μm		
PC-0471W (CA system) Liquid 5 μm					
CD measurement Top and Bottom	T=1.35 μm B=1.41 μm	T=0.85 μm B=0.85 μm	T=0.94 μm B=0.85 μm		
PC-0471W (CA system) Liquid 7 μm					
CD measurement Top and Bottom	T=1.36 μm B=1.24 μm	T=1.07 μm B=0.84 μm	T=0.99 μm B=0.74 μm	T=0.80 μm B=0.61 μm	


- Resolution: 0.8 – 0.9 μm Line?
 - Reproducibility
 - Yield




Results: Reliability of Fine Pitch Traces



Leakage Measurements inside a Glove Box before and after bHAST (130 °C, 85 % RH, 100 hrs, 5 V)



Design: 3 μm width/ 4 μm space
 Fabricated: 4.5 μm width/ 2.5 μm space (min space ~ 1.5 μm)




Design: 4 μm width/ 6 μm space
 Fabricated: 5.5 μm width/ 4.5 μm space (min space ~ 3 μm)




Results: Reliability of 2 μm RDL and Below

1.5 μm space



3 μm space





ECM failure in 1.5 μm space polymer RDL (0.6 wt.% moisture absorption)




High aspect ratio copper traces with zero side etch (low R)- The thin parylene stays as a permanent dielectric in the RDL (low C)

- ✓ Copper particles in between polymer dielectrics ECM failure
- ✓ As spacing decreases to 2 μm and below, there is a need for a barrier to protect the migration of copper traces



Chandra, Emanuel, Mohan

Thermal Modeling




	Si Interposer	EMIB	Glass Substrate
Package Size	50x65mm ²	50x65mm ²	50x65mm ²
GPU	20x20.5mm ²	20x20.5mm ²	20x20.5mm ²
HBM2	7.7x11.5mm ²	7.7x11.5mm ²	7.7x11.5mm ²
Si Interposer	32x32mm ²	N/A	N/A
Si Bridge (EMIB)	N/A	6x6mm ²	N/A
FCBGA	50x65mm ²	50x65mm ²	N/A

Boundary Conditions

Ambient Temperature	40 °C
Forced Convection – Case 1: Air	100 W/m ² K
Forced Convection – Case 1: Liquid	1000 W/m ² K

Simplification of thermal model: Impact of BGA and PCB is simplified as H_{eff} (Only assuming forced air convection for PCB-side)



$$R = \frac{1}{h_{eff} \cdot A} = \frac{T_{surface} - T_{amb}}{Q}$$

$$H_{eff} = 850 \text{ W/m}^2\text{K}$$

(Zhang, Y, et al. "Thermal Evaluation of 2.5-D Integration Using Bridge-Chip Technology: Challenges and Opportunities," IEEE Trans. on Components, Packaging and Manufacturing Technology, Vol 7, No. 7, July 2017).



Layer	Thickness (μm)	Thermal Conductivity (W/mK)	Specific Heat (J/K.Kg)	Mass Density (KG/m ³)
Case/Lid	150	350	385	8690
TIM (Case to die)	50	3	1000	2900
GPU/HBM	500	148	705	2329
Solder	-	50	234	7400
Underfill	-	0.28	915	1790
ILD	-	0.6	915	1790
Copper	-	400	385	8960
Glass Core (Glass Interposer)	540	1.1	480	2500
Silicon Core (Si Interposer)	500	148	705	2329
FCBGA Pkg (Si Interposer)	721	Kx=30.4 Ky=0.38	600	1850
PCB	1000	Kx=27.4 Ky=0.35	600	1850

Results (Preliminary) : Thermal Modeling



Package Geometries


Temperature Maps



- ❑ Thermal performance of interposers similar to other geometries as long as the external thermal management is sufficient
 - ❑ Surface area of the lid/case used as a heat spreader in the model, plays an important role in heat exchange
 - ❑ Impact of the forced convection > thermal conductivity of the substrate
- ❑ Thermal isolation of the HBM is expected to be better in Glass which can be seen in the temperature map
 - ❑ HBM reaches 85⁰C faster in Glass because of coupling through the TIM and Case. Thicker TIM/case with Glass may help avoid this problem
 - ❑ Modeling study including different thickness of TIM/case in Glass may help further understanding



Results (Preliminary): Thermal Modeling



- ❑ Impact of cooling solution is more important than substrate material
- ❑ Large body size Interposers: Glass with ready availability at Panel scales and lower cost

Interposer Size: Opportunities and Challenges




- ❑ AI systems require Large Interposers (> 1200 sq. mm)
- ❑ Great potential to increase the Glass interposer size
 - ❑ Glass has advantages over other materials in terms of Cost, and ready availability of Large Panels

- ❑ Challenges:
 - ❑ Materials
 - ❑ Lithography
 - ❑ Yield of L/S on Large Panels
 - ❑ Reliability




Ushio UX-44101: NA lower than 0.16. The resolution for the stepper is 2 μ m. Maximum Exposure region in Single Shot: 100 mm \times 100 mm

20- μ m fine pitch RDL trench-to-via registration. (6" \times 6" test vehicle)



70 mm \times 100 mm test structures on 150- μ m-thick glass with a single exposure




- John H. Lau, "Overview and Outlook for Heterogeneous Integrations," *Chip Scale Review*, 34-40, Sep-Oct, 2019.
- F. Liu, et al. "Low-Cost 1- μ m Photolithography Technologies for Large-Body- Size, Low-Resistance Panel-Based RDL" *IEEE Trans. On Components, Pkg and Manufacturing Technology*, Vol. 9, No. 7, p 1426-1433, July 2019.



Results: Glass Panel Embedded (GPE) Package with Sheet type Molding Compound (SMC)

Advantages of the GPE Package

- ❑ Thin glass core: 100 mm x 100 mm x 60 μm thickness
- ❑ Chip Embedding: Small form factor & Low transmission Line Loss
- ❑ Robust PKG: Sheet type Epoxy Molding Compound




Ogura et al. IMAPS, Boston, September 30 - October 3, 2019.

Results: Glass Panel Embedded (GPE) Package with Sheet type Molding Compound




Materials


- Glass core by Schott
Glass size :100 x 100mm² x 60μmt
Cavity size:7.4 x 7.4mm²
Via size :170-220μmp
- Chip by Global Foundry
Chip Size :7.2 x 7.2mm² x 90μmt
- Glass Carrier by AGC
Glass Thickness: 1.1mm
- Temporary adhesion by Nitto
Thermal release type: 170, 200 °C
- SMC by Nagase ChemteX
Sheet thickness: 20-40μmt



SMC was filled into a gap between Glass and Chip w/o void



RDL and Conductive Through Via




First demonstration of Glass Panel Embedded Package with 4" x 4" x 60 μm thick glass

Ogura et al. IMAPS, Boston, September 30 - October 3, 2019.



Schedule

■ Completed
 ■ Ongoing
 ■ Future task



Summary



- ❑ Received the 12" wafer samples exposed at Canon: Cross-sectional SEM work in progress
- ❑ Thermal modeling suggests that Glass can have good thermal performance with good external thermal management.
- ❑ Larger GIPs has the potential to become the interposer choice for AI systems
- ❑ Glass Panel Embedded Package with 4" x 4" x 60 μm thick glass has been demonstrated for the first time.