



# Ultra low-k (<3) panel RDL dielectric materials, processes and characterization

Student: Shreya Dwarakanath Faculty: Prof. Tummala, Prof. Swaminathan, Prof. Losego

Industry Partners: Takenori Kakutani (Taiyo), Atsushi Kubo (TOK), Shohei Fujishima (AJT), Kimiyuki Kanno (JSR)

Industry Advisory Board (IAB) November 2019

**PRC Confidential** 



#### Georgia Tech Outline

- Goals & Objectives
- Strategic Need
- Technical Approach Beyond Prior Art
- **Research Highlights**
- Results
- □ Summary
- Project Plan

Georgia Tech

**GOAL: Develop** RDL dielectric materials and processes to meet next generation interconnect needs for high bandwidth.

Georgia Tech

**Objectives** 

		Parameters <b>a serie de la seri</b>	Target	Prior Art	Research Tasks		
Materials	Electrical	D <sub>k</sub>	<3.0 (1 MHz- GHz)	>3.0	1. Evaluating performance improvement with low D <sub>k</sub> dielectric materials for HPC architectures		
		D <sub>f</sub>	<0.001	>0.014			
	Physical	Thickness	<mark>0.5</mark> -5 μm	10-75 μm			
	Mechanical	Elongation to failure	>30%	2.5–45%			
	Chemical	Moisture absorption	< 0.2 wt. %	0.2 – 1.5 wt.%			
Process	Planarity	DOP	<mark>&lt;1-3 µ</mark> m	-	2a. Fabrication of test-structures to quantify DOP		
	Lithography	Resolution	<mark>&lt; 2</mark> µm	> 2 µm	with upfront material candidates		
			line/space	line/space	2b. Develop RDL patterning and metallization		
		Via	1-5 µm via	> 5 µm via	processes for low D <sub>k</sub> dielectrics		
Characterization	Electrical	Crosstalk	0.1 mV	0.3 mV	3a. Characterize electrical performance metric		
	Physical	Dielectric height	<2 µm	>10 µm	with low-k, ultra-thin dielectrics		
	Mechanical	Residual Stress	<25 MPa	-	3b. Characterization of maximum tolerance of residual stress in dielectric lamination and metallization		
	Chemical	Adhesion	>0.3 kgf/cm	0.2 – 1 kgf/cm	3c. Investigating surface modification to improve adhesion of low D <sub>k</sub> materials to seed layer		
Industry Advisory Board (IAB)Georgia Institute of Technology3							

### **Strategic Need:**


Georgia

Tech

Ultra-low D<sub>k</sub> dielectrics materials for high-speed and ultra-thin dielectrics for impedance matching




**PRC Confidential** 



## Technical Approach beyond prior art





Georgia

Tech



Georgia Tech
PACKAGING RESEARCH CENTER

	Challenges	Researc <mark>h Tasks</mark>	Sto <mark>plight</mark>
Materials	Epoxy based dielectrics cannot support high data rates	<u>1. Evaluating performance improvement with low D<sub>k</sub> dielectric materials for HPC architectures</u>	
Process	DOP tolerance range is < 5 µm TTV of each layer for fine-pitch patterning	<u>2a.Fabrication of test-structures to quantify DOP with</u> upfront material candidates	Focus
	Thicker dielectrics with micron-sized fillers not suitable for scaling	2b.Develop RDL patterning and metallization processes for low D <sub>k</sub> dielectrics	
Characteri zation	Fine-pitch RDL are limited by high capacitive losses	3a. Characterize ele <mark>ctrical performance metric with</mark> low-k, ultra-thin <mark>dielectrics</mark>	
	Delamination because of increased interfacial stresses	3b.Characterization of maximum tolerance of residual stress in dielectric lamination and metallization	Focus
	Popcorning during solder reflow or delamination	3c.Inves <mark>tigating surface modificat</mark> ion to improve adhesion of low D <sub>k</sub> materials to seed layer	

**PRC Confidential** 

#### Georgia Tech Material Selection

Georgi	a recn
N.	
	1
- Stores	COLUMN STATE
PACK	
CEN	


<u>Characteristic</u>	Ideal Properties	Polymer Family							
		Ероху		BCB	Polyimide	Polybenz- oxozole	Fluro-	Hydro-	Metal Oxide
		Non PID	PID		Toryinnac	(PBO)	polymer	carbon	Wetur Oxide
Electrical	Low loss Low D <sub>k</sub>								
Physical	Ultra thin dry film (2-5 µm) Planar								
Thermal	Low-CTE Withstand 260 <sup>o</sup> C solder reflow								
Mechanical	High Elongation Low modulus								
Chemical	Resistance to chemicals Good adhesion								
Cost	Low Material and Processing Cost								
Reliability	Low Stress Low moisture absorption								


## Epoxies and BCB materials are an attractive choice for low-k dielectrics with the optimal properties

Industry Advisory Board (IAB) November 2019

# Georgia Task 1. Surface Planarity of dry-film and liquid ultra-thin dielectrics








### Task:

To quantify the surface planarity with upfront material candidates and evaluate tolerance required for fine-pitch multilayer RDL

Industry Advisory Board (IAB) November 2019

PRC Confidential Process flow and characterization methodology






#### Industry Advisory Board (IAB) November 2019

Georgia Tech

**PRC Confidential** 

Georgia Tech

#### Georgia Tech Coarse-pitch Features




#### **Observations:**

- Increase in pressure helps in improving the polymer fill between traces
- Increasing polymer thickness improves co-planarity

Fine-pitch features – dry-film

**PRC Confidential** 





#### **Observations**:


- <3 μm polymer dip variation across feature sizes of 2-5 μm</li>
- Increase in pressure and temperature shows a slight improvement

Georgia

Tech

## Liquid dry-film patterned with fine-pitch features





#### **Observations:**

Georgia

lec

- Viscosity does not seem to have a huge influence
- Planarity becomes better after cure as polymer becomes of melt flow
- Taller copper structures see more non-coplanarity initially but it evens out after cure



## Georgia Summary and Next steps

## • Summary:

- <5% TTV cannot be achieved with process optimization for dry-film and liquid dielectrics
- Next Steps:
  - Explore fly-cut planarization for higher copper thicknesses and dry-film/liquid dielectric polymers