

# Ultra low-k (<3) panel RDL dielectric materials, processes and characterization

Student: Shreya Dwarakanath

Faculty: Prof. Tummala, Prof. Swaminathan, Prof. Losego

Industry Partners:

Takenori Kakutani (Taiyo), Atsushi Kubo (TOK), Shohei Fujishima (AJT),  
KimiYuki Kanno (JSR)


- Goals & Objectives
- Strategic Need
- Technical Approach Beyond Prior Art
- Research Highlights
- Results
- Summary
- Project Plan

**GOAL: Develop RDL dielectric materials and processes to meet next generation interconnect needs for high bandwidth.**

		Parameters	Target	Prior Art	Research Tasks
Materials	Electrical	$D_k$	<3.0 (1 MHz-GHz)	>3.0	1. Evaluating performance improvement with low $D_k$ dielectric materials for HPC architectures
		$D_f$	<0.001	>0.014	
	Physical	Thickness	0.5-5 $\mu\text{m}$	10-75 $\mu\text{m}$	
	Mechanical	Elongation to failure	>30%	2.5– 45%	
	Chemical	Moisture absorption	< 0.2 wt. %	0.2 – 1.5 wt. %	
Process	Planarity	DOP	<1-3 $\mu\text{m}$	-	2a. Fabrication of test-structures to quantify DOP with upfront material candidates
	Lithography	Resolution	< 2 $\mu\text{m}$ line/space	> 2 $\mu\text{m}$ line/space	2b. Develop RDL patterning and metallization processes for low $D_k$ dielectrics
		Via	1-5 $\mu\text{m}$ via	> 5 $\mu\text{m}$ via	
Characterization	Electrical	Crosstalk	0.1 mV	0.3 mV	3a. Characterize electrical performance metric with low-k, ultra-thin dielectrics
	Physical	Dielectric height	<2 $\mu\text{m}$	>10 $\mu\text{m}$	
	Mechanical	Residual Stress	<25 MPa	-	3b. Characterization of maximum tolerance of residual stress in dielectric lamination and metallization
	Chemical	Adhesion	>0.3 kgf/cm	0.2 – 1 kgf/cm	3c. Investigating surface modification to improve adhesion of low $D_k$ materials to seed layer

# Strategic Need:

Ultra-low  $D_k$  dielectrics materials for high-speed and ultra-thin dielectrics for impedance matching



1. Material Structure-Property correlation to move towards low-k materials

Low  $D_k$  ( $< 3.0$ ),  $D_f$  ( $< 0.01$ ) polymer dielectric

2a. (Planarity) Process optimization for

- Ultra-smooth surface with
- thin dielectrics
- fine-features


Planarizability

2 – 5  $\mu\text{m}$  Thickness

Cu/polymer Adhesion

3c. (Characterization)

- Surface modification for adhesion enhancement



Glass Core

3a. (Electrical and Physical)







- Characterize electrical performance benefits with ultra-thin low-k dielectrics

3b. (Mechanical)

- Characterize critical compressive stress for RDL



2b. (Lithography)

- RDL Patterning for fine-pitch with low-k materials

	Challenges	Research Tasks	Stoplight
Materials	Epoxy based dielectrics cannot support high data rates	<u>1. Evaluating performance improvement with low <math>D_k</math> dielectric materials for HPC architectures</u>	
Process	DOP tolerance range is < 5 $\mu\text{m}$ TTV of each layer for fine-pitch patterning	<u>2a.Fabrication of test-structures to quantify DOP with upfront material candidates</u>	<b>Focus</b> 
	Thicker dielectrics with micron-sized fillers not suitable for scaling	2b.Develop RDL patterning and metallization processes for low $D_k$ dielectrics	
Characterization	Fine-pitch RDL are limited by high capacitive losses	3a. Characterize electrical performance metric with low-k, ultra-thin dielectrics	
	Delamination because of increased interfacial stresses	3b.Characterization of maximum tolerance of residual stress in dielectric lamination and metallization	<b>Focus</b> 
	Popcorning during solder reflow or delamination	3c.Investigating surface modification to improve adhesion of low $D_k$ materials to seed layer	

Characteristic	Ideal Properties	Polymer Family							
		Epoxy		BCB	Polyimide	Polybenz-oxazole (PBO)	Fluro-polymer	Hydro-carbon	Metal Oxide
		Non PID	PID						
Electrical	Low loss Low $D_k$	Yellow	Yellow	Green	Yellow	Yellow	Green	Yellow	Red
Physical	Ultra thin dry film (2-5 $\mu\text{m}$ ) Planar	Green	Green	Green	Green	Green	Green	Red	Green
Thermal	Low-CTE Withstand 260 °C solder reflow	Green	Green	Green	Green	Green	Yellow	Yellow	Green
Mechanical	High Elongation Low modulus	Green	Green	Yellow	Yellow	Yellow	Yellow	Yellow	Yellow
Chemical	Resistance to chemicals Good adhesion	Green	Green	Red	Red	Red	Red	Red	Green
Cost	Low Material and Processing Cost	Green	Green	Yellow	Yellow	Yellow	Yellow	Yellow	Red
Reliability	Low Stress Low moisture absorption	Yellow	Yellow	Yellow	Yellow	Yellow	Yellow	Yellow	Yellow










**Epoxies and BCB materials are an attractive choice for low-k dielectrics with the optimal properties**




## Task:

To quantify the surface planarity with upfront material candidates and evaluate tolerance required for fine-pitch multilayer RDL






Laser Confocal microscopy.  
 • Highest – lowest in the line/space region





### Observations:

- Increase in pressure helps in improving the polymer fill between traces
- Increasing polymer thickness improves co-planarity




Time: 60 s  
 Temperature 130 °F  
 Pressure: 0.5 MPa  
 ~0.74 – 1 µm variation



### Observations:

- <3 µm polymer dip variation across feature sizes of 2-5 µm
- Increase in pressure and temperature shows a slight improvement



## Observations:

- Viscosity does not seem to have a huge influence
- Planarity becomes better after cure as polymer becomes of melt flow
- Taller copper structures see more non-coplanarity initially but it evens out after cure

- Summary:
  - <5% TTV cannot be achieved with process optimization for dry-film and liquid dielectrics
- Next Steps:
  - Explore fly-cut planarization for higher copper thicknesses and dry-film/liquid dielectric polymers