

2.5D and 3D Glass Panel Embedding For High Performance Computing

Student: Siddharth Ravichandran

Faculty: Prof. Rao Tummala, Prof. Madhavan Swaminathan


Liaisons: Nobuo Ogura (Nagase)

TSMC, AGC, AMAT, Schott, Corning, Disco, Honeywell, Brewer Science, Panasonic, Nitto

- Goals & Objectives
- Strategic Need
- Research Highlights
- Results
- Summary


- Design and demonstration of next generation 3D Glass Panel Embedding with performance beyond 2.5D architectures, superior I/O density and form-factor, enhanced thermal management considering thermomechanical reliability, and low-cost fabrication.

	Parameter	Target	Prior Art	Challenges	Research Tasks
Design	Bandwidth	1 TB/s	250-500 GB/s	<ul style="list-style-type: none"> High-Parasitic Package Architecture Contradicting channel Power and Latency requirements 	<ol style="list-style-type: none"> Modeling and Design of 2.5D and 3D GPE Fabrication of 2.5D & 3D GPE <ol style="list-style-type: none"> Embedding with and without carrier RDL Assembly Thermal Management Reliability
	Power Efficiency	1pJ/bit	10-15 pJ/bit		
Substrate	I/O Pitch	<20 um	~50 um	<ul style="list-style-type: none"> Huge die-shifts from EMC shrinkage in inorganic WFO Poor Through-Mold-via pitch Increased channel length from MCM approach 	
	Interconnect Length	<50 um	Mean Channel Length: ~500 um		
Thermal	T_c	Near-zero	$0.03-0.1^\circ\text{Ccm}^2\text{W}^{-1}$	<ul style="list-style-type: none"> Direct chip copper integration Stress buffering between chip and copper with near-zero thermal resistance Large-area plating Package-level reliability 	
	Bulk thermal conductivity	400-460 W/mK	5-399W/mK		
	T_j	< 85°C			
Assembly	Chip-Level (HBM)	~35 um	~55 um	<ul style="list-style-type: none"> Panel Warpage Contradicting chip- and board-level CTE requirements 	
	Board-level	<650 um	800-1000 um		




	Research Task	Research Highlight																				
1. Design	a) Parasitic extraction to compare 2.5D, 3D chip-first and chip-last architectures	<p>Bandwidth</p> <table border="1"> <tr><th>Architecture</th><th>Normalized Bandwidth</th></tr> <tr><td>Si Interposer</td><td>1</td></tr> <tr><td>2.5D GPE</td><td>~1.5</td></tr> <tr><td>3D GPE</td><td>~6000</td></tr> <tr><td>3D IC</td><td>~8000</td></tr> </table> <p>Power Efficiency</p> <table border="1"> <tr><th>Architecture</th><th>Normalized Power Efficiency</th></tr> <tr><td>Si Interposer</td><td>1.0</td></tr> <tr><td>2.5D GPE</td><td>~0.8</td></tr> <tr><td>3D GPE</td><td>~0.2</td></tr> <tr><td>3D IC</td><td>~0.2</td></tr> </table>	Architecture	Normalized Bandwidth	Si Interposer	1	2.5D GPE	~1.5	3D GPE	~6000	3D IC	~8000	Architecture	Normalized Power Efficiency	Si Interposer	1.0	2.5D GPE	~0.8	3D GPE	~0.2	3D IC	~0.2
Architecture	Normalized Bandwidth																					
Si Interposer	1																					
2.5D GPE	~1.5																					
3D GPE	~6000																					
3D IC	~8000																					
Architecture	Normalized Power Efficiency																					
Si Interposer	1.0																					
2.5D GPE	~0.8																					
3D GPE	~0.2																					
3D IC	~0.2																					
2. Demo	<p>a) Die-shift reduction</p> <hr/> <p>b) Multi-die embedding</p> <hr/> <p>c) Reduce warpage to enable fine-pitch assembly on GPE</p> <hr/> <p>d) Panel-scale lithography</p>	<p><math>< 2\mu\text{m}</math> Die-shift using DAF</p> <p>~5 μm Surface planarity before fly cutting</p> <p>2.5D GPE</p> <p>3D GPE</p> <p>Backside alignment patterns</p> <p>Chip-Package Blind Via</p> <p>Via-In-via TSV</p> <p>2x warpage reduction from low stress bonding</p>																				


Challenges and Benefits of Pitch Scaling in GPE towards <math>< 20 \mu\text{m}</math> IO Pitch with $2 \mu\text{m}$ L/S Integration




Parasitic Capacitance Extraction in HFSS



Impact of misalignment from die-shift on Pad capacitance




Via-size vs Pad Capacitance





Improvement in Power-Efficiency is marginal

Pad Diameter vs Pad Capacitance




Up to 5X improvement in power-efficiency in scaling pad diameter from 100 to 10 um



Die Size	5 x 5 x 0.3 mm
Cavity size	10.4 x 10.4 mm
Cavity Depth	310 μ m
Substrate thickness	360 μ m
Panel	100 x 100 mm

I/O Pitch	20, 15, 10, 7.5
Die to Die space	100, 50, 20
L/S	5, 4, 3, 2, 1
Chip-pkg via	7.5, 5, 3
Dielectric	5 μ m

Contact vs Maskless Laser-writing Lithography




Heidelberg laser writer in IEN
 Wavelength = 375 and 405 nm
 CD = 1 μ m

Considerations:



1. Improved local alignment to compensate for manual die-placement
2. PR/PID exposure conditions for 375 nm
3. Compatibility of substrate, alignment scheme with MLA
4. Low throughput process than contact/projection lithography

TV Fabrication- 1. Chip-to-PKG Microvia




Microvia formation on Maskless Aligner



**5 μ m Via Diameter
In 5 μ m Taiyo PID**




Integration trial process






Near-zero surface planarity after flycutting

Cavity gap filled with ABF

DFR : TOK 8 um
Exposure tool : Ushio UX-44101



Cavity gap filled with ABF



Glass Core : 250umt
ABF GXT61 : 30um on both side
Ti/Cu : 50/200nm

- Impact of via dimensions and pad scaling (die shift) on power efficiency (PE) is studied and it can be concluded that:
 - Misalignment from die-shift results in up to 25% variation in capacitance
 - Scaling pad diameter has more significant impact on PE than scaling via dimensions.
- Demo of pitch-scaling and multi-die integration on GPE:
 - Embedding Process: $< 2 \mu\text{m}$ die-shift has been demonstrated before
 - Process for 3-5 μm Microvia integration for $< 20 \mu\text{m}$ pitch chip-to-PKG interconnects on Maskless Aligner has been established
 - 2-5 μm lithography with 1-3 AR has been established on GPE substrates.
 - It is concluded that a planarization step will be required for $< 10 \mu\text{m}$ L/S RDL in GPE

