





# Embedded inductors and Power Stage Co-Design for 48V to 1V Integrated Voltage Regulators

**Students:** Claudio Alvarez, Srinidhi Suresh<mark>, Venkatesh Avula</mark>

#### Faculty:

Dr. Himani Sharma, Dr. Raj Pulugurtha, Prof. Madhavan Swaminathan , Prof. Rao Tummala

Industry Advisory Board (IAB) November 2019

## Georgia Acknowledgements

#### **Research Centers**

The authors wish to acknowledge the funding support provided by the Georgia Tech PRC industry consortium members.

This work was supported in part by ASCENT, one of six centers in JUMP, a Semiconductor Research Corporation (SRC) program sponsored by DARPA.

#### **PRC Liaisons**

Kaladhar Radhakrishnan (Intel) – Naoki Watanabe (Panasoni<mark>c) – Tatsuyoshi Wada (Panasonic) – Mario Pele</mark>lla (On Semiconductor)





#### **Motivation**

- Power Distribution Networks (PDN) in data centers and servers have multiple down-conversion stages from the AC grid to the SoC load.
- There are many power loss sources in the PDN chain from 48V backplane to 1V System-on-Chip.
- System efficiencies can be as low as 70%



#### Objective

- Design and demonstrate a 48V to 1V IVR with GaN FETs and embedded inductors.
- Efficiency greater than 90% (Power stage: 95% and Inductor: 95%)
- 1V output voltage, 2.5A output current per phase
- 10 MHz switching frequency to allows passives components miniaturization



Industry Advisory Board (IAB) November 2019

Georgia Institute of Technology

**IUMP** 

Let consider the simple RC network, where C is charge by a generic source.



$$v_s(t) = Ri_s(t) + v_c$$
  

$$v_s(t) = R\dot{q}(t) + \frac{q(t)}{c}$$
  

$$q(0) = 0 \text{ and } q(T) = Q$$

The power loss in the resistor

$$P = R\dot{q}^2$$

We want to find  $i_s(t)$  that minimize the energy loss in R when charging the capacitor in a time T to a charge Q,

$$\min_{v_s(\cdot)} \int_0^T R\dot{q}(t)^2 dt \text{ such that } \dot{q} = -\frac{q}{RC} + \frac{v_s}{R}$$

We obtain  $\dot{q} = \frac{Q}{T} = I_s$  and  $v_s(t) = \frac{Q}{TC}t + \frac{2RQ}{T} = \text{linear ramp. Then}$ energy loss in R with a constant current source  $I_s$  is:

$$E_R = I_s^2 R T$$

If instead we have a constant voltage source  $V_s$ , the energy lost in the resistor is:

$$E_R = \frac{CV_s^2}{2}$$

Industry Advisory Board (IAB) November 2019

#### Georgia Institute of Technology

A **constant current** source minimize the power loss to charge the capacitor to  $v_C(T)$ 

A constant voltage source produce energy loss that is independent on the value of the resistor and time.





### 2. Power Loss Analysis

2.2 Single Inductor Based Buck Converter Topologies at 10MHz, 48V to 1V, 10A

#### Hard Switched Buck Converter



#### Hard Switched Series Capacitor Buck Converter [1]



Duty cycle = 2.2%
V <sub>DS</sub> = 48V
IVR $\eta = 46\%$

Georgia

Tech

Elements in red burn power, reducing the efficiencyDuty cycle = 9.0%Every time the high-side (HS) switch is turn on,  $C_{oss}V_g^2/2$  energy is lost $V_{DS} = 12V$ Every time any switch is turn on and off,  $C_{iss}V_{drv}^2$  energy is lost $V_R \eta = 72\%$ 

mW	HS	LS
P <sub>cond</sub>	<mark>1</mark> 5	93
$P_{iv}$	91	8
$P_{gate}$	17	97
Poss	2346	0
P <sub>sd</sub>	0	62

mW	HS	LS	Loss mechanism
P <sub>cond</sub>	29	89	Conduction by R <sub>HS</sub> , R <sub>LS</sub> , R <sub>L</sub>
P <sub>iv</sub>	38	8	I-V overlap during on-off transition
Pgate	32	94	Gate charge
Poss	400	0	Output capacitance C <sub>oss</sub>
P <sub>sd</sub>	0	67	Reverse conduction by body diode

[1] Yungtaek Jang, et.Al., "Multiphase buck converters with extended duty cycle," APEC 2006

**LSRC** 

JUMP

# Georgia Tech

## 2. Power Loss Analysis2.3 Coupled/Tapped Inductor Bases Buck Converter Topologies [2]

 Inductance L<sub>k</sub> act as current source that can charge/discharge the output capacitance.

Georgia

Tech

- The switch capacitor and tapped inductor further extend the duty cycle.
- We have two more transistors that add gate charge losses and series resistance.
- Ck1 and Ck2 also adds series resistance.



#### To enable next generation IVR, we need an inductor than can

- Be used as single and coupled or tapped inductor
- Be embedded in the package substrate
- Be compatible with multi-phase converters
- Have ultra-high efficiency
- Have very high inductance density to DC current ratio

[2] K. I. Hwu, et. Al., "An Expandable Two-Phase Interleaved Ultrahigh Step-Down Converter With Automatic Current Balance," 2017



Industry Advisory Board (IAB) November 2019



Industry Advisory Board (IAB) November 2019

 Georgia Loss Analysis
 2.5 Inductor's Inductance, Efficiency, Current Ripple Space
 PRC Confidential



Below 10MHz the inductance should be greater than 100nH

With duty cycle less than 8% the efficiency drops abruptly

For inductor efficiency of 95% the minimum duty cycle is 8%

With inductance 100nH and frequency below 10 MHz the current ripple is greater than 0.5A

#### Georgia Institute of Technology

Georgia Tech

JUMP





Industry Advisory Board (IAB) November 2019

#### Georgia 4. Proposed Inductor Tech

Invention Disclosure GTRC ID#8341 PRC Confidential submitted on 11/05/2019

Georgia Tech

4.2 Inductor Scalability and Magnetic Material

The inductor cell can be scaled to form several different configurations.

Increase the self inductance Increase both the self and mutual inductance Required Magnetic Material Tap inductors can be easily obtained with coupling ratio greater than 0.90 CA75u33Lt-L  $\mu'_{r} = 76$ Input  $\tan \delta = 0.034$  $\mu_{r}'' = \overline{2.6}$ Frequency [MHz]

Duty cycle [%]	9.5
Output power [mW]	2500
DC Losses [mW]	58.1
AC Losses [mW]	39.3
Inductor Efficiency [%]	96%



Industry Advisory Board (IAB)

November 2019

Georgia Institute of Technology

I<sub>DC</sub> [A]

L [nH]

 $R_{DC} [m\Omega]$ 

 $R_{AC} [m\Omega]$ 

L<sub>den</sub> [nH/mm<sup>3</sup>]

2.5

117

53

9.3

297



### 4. Proposed Inductor

Invention Disclosure GTRC ID#8341 **PRC Confidential** submitted on 11/05/2019

ntial Georgia Tech

IUMP



- Several inductors can be build on the same magnetic sheet substrate.
- Because of the enclose magnetic path properties, no unwanted coupling between adjacent inductors is created.

Table of inductor properties for the configuration 2inductor (code IND036).

4.3 Simulated Inductor properties for different materials



f <sub>sw</sub> = 10 MHz	Panasonic Mat A	Panasonic Mat B	Vendor 1 Mat C	Vendor 2 Mat D	Vendor 2 Mat E			
Permeability $\mu_r'$	<mark>15</mark> 0	50	49	44	139			
Loss tangent $ an\delta$	<mark>0.1</mark> 46	0.200	<0.030	<0.030 <0.030				
Thickness μm	130	200	200 100,200, 50 250,300 2		100,180			
Inductor Configuration 2								
Thickness µm	130	200	300	<mark>20</mark> 0	180			
I <sub>DC</sub> [A]	<1.0	3.5	3.5 3.5		<1.0			
L [nH]	66.6	34.6	50.4 31.3		83. <mark>3</mark>			
L <sub>den</sub> [nH/mm3]	151.6	62.2	<b>69.4</b> 56.1		1 <mark>36.9</mark>			
R <sub>DC</sub> [mΩ]	9.8	10.7	12.0 10.7		<mark>10.1</mark>			
R <sub>AC</sub> [mΩ]	635	449	101	73	127			
R <sub>AC</sub> [mΩ/nH]	9.6	13	2.0	2.3	1.5			

**Note:** For materials C, D, and E the loss tangent is not accurate due to datasheet extraction was used to obtain them.



November 2019

## **Georgia** 6. Project Timeline

- Single inductor is already designed
- Fabrication is in process of optimization
- A single inductor based 4-phases buck is in design step
- A Journal paper will be prepared with the analysis results so far
- Next step will be preparing a measurement setup to measure the inductor under DC current bias and with triangular current waveform.
- Next iteration will be the design of a tapped inductor based converter

		2019		2020				2021	
		Q3	Q4	Q1	Q2	Q3	Q4	Q1	Q2
done	3 – 3D Inductor Design								
progress	3 – 3D Inductor Fabrication								
progress	4 – Inductor Process Optimization								
	5 – IVR Dielet Process Dev./Opt.								
	6 – IVR Dielet Layout								
progress	7 – Power Stage Design								
progress	8 – Power Stage Model								
	10 – PWM and Test Vehicle Layout								
11 – IVR and Board Manufacture									
	12 – Measurements								
	13 – Meas. To Design Correlation								
	Light blue: Inductor design Dark blue: System design Light Yellow: Current time windo	w						2 <sup>nd</sup> Iterati Electri Packag Intern	on cal Design ging Design ship period
Industry Advisory Board (IAB) November 2019 Georgia Institute of Technology									

