

Design & Demonstration of 3D Stacked Rectifier Module


Faculty: Dr. Vanessa Smet
Prof. Rao Tummala

Students: Haksun Lee


Industry: Nobuo Ogura (Nagase)

This work has been supported by PRC Industry Consortium

Requirements for future power modules




Si-IGBTs




SiC-MOSFETs



Source: CREE



• Excellent properties of SiC make them a perfect candidate for future power conversion applications




- Design, demonstrate and characterize a new class of ultra-low parasitics, 3D SiC power modules with high efficiency, high dv/dt capability, and enhanced thermal management and thermomechanical reliability


	Parameter	Target	Prior Art	Challenges	Research Tasks
Electrical	Parasitic inductance	-20% reduction *	5.0 ~ 52 [nH]	1. Trade-offs in multi-physics design - High-speed switching - High thermal density - High-temp. operation 2. Vertical conduction methods - Bulky fixtures - Complex process (ex. via drilling) - Limited conductor thickness 3. Characterization of 3D module - Measurement of extremely small L(<nH) and C(<pF)	1. 3D package design - Low-parasitics L and C - Low-thermal resistance - Enhanced reliability 2. Fabrication & Assembly of lead-frame based compact 3D module - Materials and process design - Simple stacking process 3. Characterization of 3D module - Electrical (L, C, waveforms) - Thermal resistance - Reliability performance
	Parasitic capacitance	-100% reduction *	75 ~ 140 [pF]		
Thermal	Thermal resistance	-20% reduction *	0.1 ~ 1.1 [°C/W]		
Thermomechanical	High temperature storage (200°C)	1000 hr	1000 hr		
	Thermal cycling (-40°C/+125°C)	$N_f > 1000$	$N_f < 1000$		
	Temperature-Humidity (85°C/85% RH)	1000 hr	1000 hr		

* Compared to a reference design

Parasitic Inductance and Parasitic Capacitance



Terminals, wires, traces






Conductor plates on DBC substrate

$$L_{CCL} = L_{tp} + L_{d1} + L_{s1} + L_{d2} + L_{s2} + L_{tn}$$

$$Q_{CCL} = \frac{1}{R_{total}} \sqrt{\frac{L_{CCL}}{C_{total}}}$$

$$V_{S1} = V_{DC} + L_{CCL} \cdot di/dt$$




Source: ROHM


$$i_{CM} = C_{parasitic} \frac{dv}{dt}$$

Thermal Challenges


Si-IGBT 1200V 50A



SiC-MOSFET 1200V 63A





$$R_{th} \approx \frac{d}{\lambda \cdot (L + d \cdot \tan \alpha)^2}$$



- d = heat spreader thickness
- λ = heat conductivity of heat spreader
- α = thermal spreading angle
- L = chip edge length

[4]

- Die size shrinkage from Si to SiC will result in higher thermal densities within the package
- More emphasis on heat spreading and cooling is required




- Steady-state package improvements may not improve transient thermal performance → overdesign


$$\left. \begin{aligned} R_{th} &= \frac{x}{kA_c} \\ C_{th} &\approx \rho c_p A_c x \end{aligned} \right\} \tau \approx R_{th} C_{th} = \frac{\rho c_p}{k} x^2$$

- Single-sided cooling methods generally have relatively high thermal resistances, even with advanced cooling strategies
- In order to meet future thermal management cost target for EV/HEV, double-sided cooling will be necessary


Conventional Power Module






3D Stacked Power Module



3D Stacked Power Module (Expanded)




Simulation of parasitic L





- Parasitic inductances from terminal to terminal were extracted using ANSYS Q3D @ 500kHz
- 3D module has about 40% reduced parasitic L, due to removal of wire bonds and vertical stacking


Simulation of parasitic C



- Parasitic capacitances from terminal to terminal were extracted using ANSYS Q3D @ 500kHz
- The dielectric constant and thickness of encapsulation film had no significant impact on C_{AG} & C_{BG}
- C_{CG} & C_{DG} increase with increased dielectric constant, while they decrease with increased thickness
- High dielectric constant (e.g. 6~7) with thin encapsulant film (< 100um) is desirable for preferred parasitic configuration




Conventional module




DBC (Al_2O_3 600um, Copper 200um)
 Heat spreader 5mm (copper)
 $h=10,000\text{W/m}^2\text{K}$, 293K ambient
 $P=100\text{W}$ per die volume

3D module



Lead-frame thickness =200um
 Encapsulant film 50um, 3 W/mK
 $h=10,000\text{W/m}^2\text{K}$, 293K ambient
 $P=100\text{W}$ per die volume





Lead-frame thickness 200um
 $h=10000\text{W/m}^2\text{K}$
 Heat generation = 100W per die volume



	DBC module	3D Module
Thermal resistance (junction-to-case) [°C/W]	0.83	0.14

- Compared to conventional package, the thermal resistance is ~5X smaller in the 3D case


Wet-etched copper plates




After sintering process with spacers





After molding process



Lamination of encapsulant film with copper foils



Completed module




Cu-clad FR-4 (non-conducting)


Cu-clad FR-4 + cavity (conducting)

- Mechanical test vehicles using dummy conducting/non-conducting blocks to replace the active diodes were also made using the same process flow to measure parasitic inductances and capacitances


Stitched images of overall module cross-section




Stacked diodes






Die-attach layer



Isolation layer




Parasitics L&C measurements




HP 4285A Precision LCR Meter (75kHz-30MHz)


I-V characteristic curve of diode



Input/output waveforms of FBR module




Resistive load (78 kΩ) at the output of rectifier



Thermocouple DUT Keithley 2400 source meter

	Simulation	Measurement
Thermal resistance Junction to Ambient [°C/W]	20.0	19.5



Light blue: SiC half-bridge power module
 Dark blue: SiC current switch module
 Light Yellow: Current time window

- Electrical Design
- Thermal Design
- Mechanical Design
- Fabrication & Assembly
- Electrical, thermal, reliability Characterization